http://www.datasheet4u.com

900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




NXP Semiconductors Electronic Components Datasheet

74ABT821 Datasheet

10-bit D-type flip-flop

No Preview Available !

74ABT821 pdf
Philips Semiconductors
10-bit D-type flip-flop; positive-edge trigger
(3-State)
Product specification
74ABT821
FEATURES
High speed parallel registers with positive edge-triggered D-type
flip-flops
Ideal where high speed, light loading, or increased fan-in are
required with MOS microprocessors
Output capability: +64mA/–32mA
Latch-up protection exceeds 500mA per Jedec Std 17
ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
Power-up 3-State
Power-up Reset
DESCRIPTION
The 74ABT821 high-performance BiCMOS device combines low
static and dynamic power dissipation with high speed and high
output drive.
The 74ABT821 Bus interface Register is designed to eliminate the
extra packages required to buffer existing registers and provide
extra data width for wider data/address paths of buses carrying
parity.
The 74ABT821 is a buffered 10-bit wide version of the
74ABT374/74ABT534 functions.
The 74ABT821 is a 10-bit, edge triggered register coupled to ten
3-State output buffers. The two sections of the device are controlled
independently by the clock (CP) and Output Enable (OE) control
gates.
The register is fully edge triggered. The state of each D input, one
set-up time before the Low-to-High clock transition is transferred to
the corresponding flip-flop’s Q output.
The 3-State output buffers are designed to drive heavily loaded
3-State buses, MOS memories, or MOS microprocessors.
The active Low Output Enable (OE) controls all ten 3-State buffers
independent of the register operation. When OE is Low, the data in
the register appears at the outputs. When OE is High, the outputs
are in high impedance ”off” state, which means they will neither drive
nor load the bus.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
tPLH
tPHL
CIN
COUT
ICCZ
Propagation delay
CP to Qn
Input capacitance
Output capacitance
Total supply current
CONDITIONS
Tamb = 25°C; GND = 0V
CL = 50pF; VCC = 5V
VI = 0V or VCC
Outputs disabled; VO = 0V or VCC
Outputs disabled; VCC =5.5V
TYPICAL
4.6
4
7
500
UNIT
ns
pF
pF
nA
ORDERING INFORMATION
PACKAGES
24-Pin Plastic DIP
24-Pin plastic SO
24-Pin Plastic SSOP Type II
24-Pin Plastic TSSOP Type I
TEMPERATURE RANGE
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
OUTSIDE NORTH AMERICA
74ABT821 N
74ABT821 D
74ABT821 DB
74ABT821 PW
NORTH AMERICA
74ABT821 N
74ABT821 D
74ABT821 DB
74ABT821PW DH
DWG NUMBER
SOT222-1
SOT137-1
SOT340-1
SOT355-1
PIN CONFIGURATION
OE 1
D0 2
D1 3
D2 4
D3 5
D4 6
D5 7
TOP VIEW
D6 8
D7 9
D8 10
D9 11
GND 12
24 VCC
23 Q0
22 Q1
21 Q2
20 Q3
19 Q4
18 Q5
17 Q6
16 Q7
15 Q8
14 Q9
13 CP
PIN DESCRIPTION
PIN NUMBER
SYMBOL
1 OE
2, 3, 4, 5, 6,
7, 8, 9, 10, 11
23, 22, 21, 20, 19,
18, 17, 16, 15, 14
D0-D9
Q0-Q9
13 CP
10 GND
20 VCC
FUNCTION
Output enable input
(active-Low)
Data inputs
Data outputs
Clock pulse input (active
rising edge)
Ground (0V)
Positive supply voltage
SA00223
1995 Sep 06
1 853-1616 15703


NXP Semiconductors Electronic Components Datasheet

74ABT821 Datasheet

10-bit D-type flip-flop

No Preview Available !

74ABT821 pdf
Philips Semiconductors
10-bit D-type flip-flop; positive-edge trigger
(3-State)
Product specification
74ABT821
LOGIC SYMBOL
LOGIC SYMBOL (IEEE/IEC)
2 3 4 5 6 7 8 9 10 11
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9
13 CP
1 OE
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9
23 22 21 20 19 18 17 16 15 14
1
EN
13
C2
2 2D 1
3
4
5
6
7
8
9
10
11
23
22
21
20
19
18
17
16
15
14
SA00224
FUNCTION TABLE
INPUTS
OE CP
Dn
INTERNAL
REGISTER
OUTPUTS
Q0 – Q9
L
l
Lh
L
H
LX
NC
H
X
H Dn
NC
Dn
H = High voltage level
h = High voltage level one set-up time
prior to the Low-to-High clock transition
L = Low voltage level
l = Low voltage level one set-up time
prior to the Low-to-High clock transition
L
H
NC
Z
Z
OPERATING MODE
Load and read register
Hold
Disable outputs
NC=
X=
Z=
=
=
No change
Don’t care
High impedance “off” state
Low to High clock transition
Not a Low-to-High clock transition
LOGIC DIAGRAM
SA00225
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9
2 3 4 5 6 7 8 9 10 11
13
CP
1
OE
D
CP Q
D
CP Q
D
CP Q
D
CP Q
D
CP Q
D
CP Q
D
CP Q
D
CP Q
D
CP Q
D
CP Q
23
Q0
22
Q1
21
Q2
20
Q3
19
Q4
18
Q5
17
Q6
16
Q7
15
Q8
14
Q9
SA00226
1995 Sep 06
2


Part Number 74ABT821
Description 10-bit D-type flip-flop
Maker NXP
Total Page 6 Pages
PDF Download
74ABT821 pdf
74ABT821 Datasheet PDF
[partsNo] view html
View PDF for Mobile








Similar Datasheet

1 74ABT821 10-bit D-type flip-flop NXP
NXP
74ABT821 pdf
2 74ABT823 9-bit D-type flip-flop NXP
NXP
74ABT823 pdf
3 74ABT827 10-bit buffer/line driver NXP
NXP
74ABT827 pdf





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy