



M089

2x8 CROSSPOINT MATRIX


- VERY LOW ON RESISTANCE
- HIGH CROSS-TALK AND OFF-STATE ISOLATION
- SERIAL SWITCH ADDRESSING, μ -PROCESSOR COMPATIBLE

DESCRIPTION

The M089 is a 2x8 crosspoint matrix consisting of 16 N-channel MOS transistors.

The device has been specially designed to provide switches with low cross-talk, high off-state isolation (both better than -90dB) and low on-resistance.

LOGIC DIAGRAM



B


Plastic

F/D

Ceramic Frit-seal
Ceramic Metal-seal

ORDERING NUMBERS: M089 B1
M089 F1
M089 D1

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	Supply voltage	-0.5 to 17	V
V_I	Input voltage pins 4, 5, 12, 13	-0.5 to 17	V
$V_{IN} - V_{OUT}$	Differential voltage across any disconnected switch	10	V
P_{tot}	Total power dissipation	640	mW
T_{op}	Operating temperature range : for plastic for ceramic	0 to 70 -40 to 70	$^{\circ}$ C $^{\circ}$ C
T_{stg}	Storage temperature range	-65 to 150	$^{\circ}$ C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

BLOCK DIAGRAM



CIRCUIT DESCRIPTION

The M089 is capable of forming any combination of switch conditions in an 8x2 matrix. Each switch is individually set and a latch maintains it in its set condition.

The switch address and control bits are loaded serially into an internal shift register (5 bit for M089, when inputs E_1 , and E_2 are low. The address bits consist of: 3 input selection bits (X_0 - X_2) and a single output selection bit (Y_0). A fifth (control) bit (D) defines whether the chosen switch is to be opened or closed.

During normal selection the R bit must be a 1.

D	Y_0	X_2	X_1	X_0
---	-------	-------	-------	-------

M089 Shift Register Bit Allocation

Data bits are clocked into the shift register on the high to low transition of the clock input (CP). If more than 5 clock transmission are applied during loading of the shift register the last 5 data bits are loaded into it. The status of the switch addressed changes on the low to high transition of one or both enable inputs.

ENABLE INPUTS TRUTH TABLE

\bar{E}_1	\bar{E}_2	FUNCTION
		Data Load
L	L	addressed switch changed
\neg	L	
L	\neg	
\neg	\neg	

DATA BIT TRUTH TABLE

Data	Switch status after enable transition
L	disconnect
H	connect

DATA BITS TRUTH TABLE FOR SWITCH SELECTION

	O_1 $Y_0 X_2 X_1 X_0$	O_2	O_3	O_4	O_5	O_6	O_7	O_8
IN A	1111	1011	1101	1001	1110	1010	1100	1000
IN B	0111	0011	0101	0001	0110	0010	0100	0000

For example to address the switch connecting IN A to O_5 the shift register must be loaded with the code:

	D $Y_0 X_2 X_1 X_0$
to connect	11110
to disconnect	01110

M089

ELECTRICAL CHARACTERISTICS ($T_{amb} = 0$ to 70°C for M089 B1; -40 to 70°C for M089 F1, D1; $V_{DD} = 14\text{V}$ to 16V unless otherwise specified)

Parameter			Test conditions	Min.	Typ.	Max.	Unit
R _{ON} *	ON-resistance		T _{amb} = 25°C V _i (A, B)= 3.5V V _{DD} = 14V I _D (min)= 10 mA		10	15	Ω
ΔR _{ON}	ON-resistance variation in any package		T _{amb} = 25°C V _i = 3.5V V _{DD} = 14V I _D = 10 mA			± 2	%
I _{DD}	Supply current					7	mA
I _{LI}	Input leakage	pins 4, 5 12, 13	V _i = 5V			1	μA
			V _{iA} , V _{iB} = 4.5V V _{O1} , V _{O8} = 1.5V			0.2	μA
		pins 1, 9	V _{iA} , V _{iB} = 6V V _{O1} , V _{O8} = 1.5V			1	μA
I _{LO}	Output leakage		pins 2, 6, 7 8, 10, 14 15, 16	V _{O1} , V _{O8} = 4.5V V _{iA} , V _{iB} = 1.5V			0.2
		V _{O1} , V _{O8} = 6V V _{iA} , V _{iB} = 1.5V				1	μA
V _{low}	Logic 0 input level		All inputs	-0.3		0.8	V
V _{high}	Logic 1 input level		All inputs	4.5		V _{DD}	V
CT	Cross-talk attenuation		See fig. 4	90	95		dB
I _O	Off isolation		See fig. 5	90	95		dB
f _{CL}	Maximum clock input frequency		See fig. 6 for M089			1	MHz
T _{LG}	Lag time			100			ns
T _{LD1}	Lead time			400			ns
T _{LD2}				150			
T _{WR}	Write time					3	μs
t _W	Clock pulse width			0.4		100	μs

* See fig. 1 and 2 for R_{ON} variation with temperature and V_{BIAS} .

Fig. 1 - R_{ON} derating vs. temperature typ.





Fig. 2 - R_{ON} derating vs. V_{BIAS} .



TEST CIRCUITS

Fig. 3 - R_{ON} measurement




Fig. 4 - Crosstalk measurements





Fig. 5 - Off isolation measurement



TIMING DIAGRAMS

Fig. 6

