



Application Notes

Using the NSM-1416 Intellisplay™

The NSM-1416 is designed for ease of application both from hardware and software points of view. Its asynchronous input architecture using only 7 data input, 2 digit selects, and 3 timing/select/enable inputs produces a device which is as simple to use as a directly addressable memory or I/O peripheral device. In brief terms the device is selected, data is presented, latched in, and then ignored by the system until the data displayed needs to be changed. This minimizes system overhead time required to display data freeing the processor for other uses. In most applications no other support chips are needed.




Block Diagram



Inputs

Symbol	Name	Function
D0-D6	Data Lines	Seven input lines—input for ASCII coded characters
A ₀ -A ₁	Digit Select	Binary coded selection of digit 1 through 4 within a device
\overline{CE}	Chip Enable	Active Low-Signal selects device for accepting input. High signal disables all input lines
\overline{CU}	Cursor	Active Low-Signal enable writing/erasing of cursor in any digit position selected by D0-D3 lines
\overline{W}	Write	Active Low-Signal times latching of data from D0-D6 into the digit memory location selected by A ₀ -A ₁
V+ (V _{CC})	Positive Supply	+5V ± .5V TTL/CMOS compatible
V-	Negative Supply	Ground

Timing Diagram



Application Notes

USING THE NSM-1416 INTELLISPLAY™ (cont)

Loading Data

Data entry is asynchronous and random. \overline{CE} must be held low and \overline{CU} must be held high to enable data entry. The data code (D0-D6), which selects one of the 64 character set, and digit address (A_0, A_1), are held stable while \overline{W} is held low. This stores the appropriate character from the character set into the digit specified by A_0 and A_1 . This data is maintained for that digit until new data is entered.

Loading Data

CE	CU	W	Address		Data Input							Digit 3	Digit 2	Digit 1	Digit 0	
			A ₁	A ₀	D6	D5	D4	D3	D2	D1	D0					
H	X	X	X	X	X	X	X	X	X	X	X	X	No Change	No Change	No Change	No Change
L	H	L	L	L	H	L	L	L	L	L	L	L	No Change	No Change	No Change	A
L	H	L	L	H	H	L	L	L	L	L	H	L	No Change	No Change	B	A
L	H	L	H	L	H	L	L	L	L	L	H	H	No Change	C	B	A
L	H	L	H	H	H	L	L	L	L	H	L	H	D	C	B	A
L	H	L	L	L	H	L	L	L	L	H	L	H	D	C	B	E
L	H	L	H	L	H	L	L	H	L	H	H	H	D	K	B	E
L	H	L	—	—	—	—	—	—	—	—	—	—	See character set			

X = Don't care


Loading Cursor

For loading of the cursor (all 16 segments on), \overline{E} and \overline{CU} must be held low. D0, D1, D2, and D3 are used to specify which of the digits are to receive cursor loading. A cursor will appear for digits 0, 1, 2, or 3 corresponding to a high state for D0, D1, D2, or D3, respectively, occurring with low state for \overline{W} . Simultaneously loading D0-D3 high achieves the display test function. The cursor will remain loaded until cleared. The cursor is cleared with the same procedure except that a low state is used for D0, D1, D2, or D3.

Loading Cursor

CE	CU	W	Address		Data Input							Digit 3	Digit 2	Digit 1	Digit 0	
			A ₁	A ₀	D6	D5	D4	D3	D2	D1	D0					
H	X	X	X	X	X	X	X	X	X	X	X	X	D	K	B	E
L	L	L	X	X	X	X	X	L	L	L	L	H	D	K	B	E
L	L	L	X	X	X	X	X	L	L	L	L	L	D	K	B	E
L	L	L	X	X	X	X	X	L	L	H	L	L	D	K	B	E
L	L	L	X	X	X	X	X	L	H	L	L	L	D		B	E
L	L	L	X	X	X	X	X	H	L	L	L	L		K	B	E
L	L	L	X	X	X	X	X	H	H	H	H	L				E
L	L	L	X	X	X	X	X	L	L	L	L	L	D	K	B	E

X = Don't care



Illegal Code

If an illegal ASCII code is entered as the data code (i.e., D6 = D5) the display will automatically be blanked for the corresponding digit.

Initializing

To initialize the device after power-up, enter a legal data code set (D6 ≠ D5), and then clear cursors for each digit.

Digit Selection

Using positive logic, digit selection is from right to left. Using either hardware or software inversion or logical complementing of A_0 - A_1 signals the order is reversed to left to right.

System Interface

The NSM-1416 can be directly interfaced to many microprocessors using the parallel I/O parts for data and digit selects and flags for enable/select/write functions. Attention must be given to the timing relationships between the microprocessor and the NSM-1416.

CHARACTER SET

D6	D5	D4	D3	Digit												
				0	1	2	3	4	5	6	7					
				D0	D1	D2	D3	D4	D5	D6	D7					
L	H	L	L		0	1	2	3	4	5	6	7	8	9	—	—
L	H	L	H	<	>	*	+	/	—	—	—	—	—	—	—	—
L	H	H	L	0	1	2	3	4	5	6	7	8	9	—	—	—
L	H	H	H	0	1	2	3	4	5	6	7	8	9	—	—	—
H	L	L	L	a	A	B	C	D	E	F	G	H	I	J	K	L
H	L	L	H	H	I	J	K	L	M	N	O	P	Q	R	S	T
H	L	H	L	P	Q	R	S	T	U	V	W	X	Y	Z	—	—
H	L	H	H	X	Y	Z	—	—	—	—	—	—	—	—	—	—

