


**MIL-STD-1553B  
THE INTERNATIONAL  
STANDARD**



ACTUAL SIZE

www.DataSheet4U.com

### SIMPLIFIED BLOCK SCHEMATIC



### FEATURES

- COMPLIANT TO 1553
- COMPLETE WORD VALIDATION
- OPTIONAL WATCHDOG TIMER
- PARALLEL DATA INTERFACE
- LOW POWER CMOS TECHNOLOGY

## GENERAL

The decoder half of this single monolithic device handles all the word validation required by 1553. It receives serial data via a transceiver, checks for valid Manchester bi-phase, parity, sync field and terminal address and provides a 16 bit parallel data output.


The encoder takes a 16 bit parallel input, converts it to Manchester bi-phase, adds sync and parity and transmits via a transceiver.

The MT32018 inhibits the receiver during transmission.

The MT32028 can receive its own transmissions provided the receive half of the transceiver is not inhibited.

## RECEIVE MODE

The device requires an active low signal of 250ns minimum applied to RESET with POWER ON. Command/status words or data words consisting of 20 bits (Manchester code) are serially received at the RXIN and RXIN inputs (RXIN is the inverse of RXIN) via transceiver at a bit rate of 1MHz. The data is synchronised with a 16MHz free-running clock and shifted into a 40 bit shift register (2 bits of shift register for 1 Manchester code bit). The first 3 bits to be received contain either the command/status sync or data sync which are invalid Manchester code.



The first 6 bits of the shift register (3 data bits) are being continually monitored detecting either a command/status sync or data sync. When a command/status sync or data sync is detected, the data in the shift register is checked for correct Manchester coding and odd parity. If there are no errors (i.e. valid word) the 16 data bits in the shift register (bits 4-19) are transferred to the input buffer register.

When a command word is received the most significant 5 bits of the command are compared with the hard-wired terminal address (ADDR E being the most significant bit). The 5 bit hard-wired terminal address pins and address parity pin are checked for odd parity. If the parity is correct and the address compares then a "valid RT address" has been detected.

If the most significant 5 bits of the command are all a '1' then a "valid broadcast address" has been detected.

Output signal VAL CMD WORD THIS RT becomes valid for 500ns if a command sync has been detected along with valid word and valid RT address. If valid broadcast address was detected instead of valid RT address then the signal VALID BCST CMD WORD becomes valid for 500ns.

When VALID CMD WORD THIS RT or VALID BCST CMD WORD becomes valid the hard-wired bus address (THIS RT ADDR) is enabled to the I/O pin THIS RT ADDR IP for the same period of 500ns.

The I/O pin (THIS RT ADDR IP) is being continuously compared with the hard-wired bus address (THIS RT ADDR). If equal then SEL EN becomes valid.

To select which bus is to be used for transmitting and receiving, the input (THIS RT ADDR IP) must be set to the same logical state as the hard-wired bus address (THIS RT ADDR).

Output signal VAL CMD/STAT WORD becomes valid for 500ns if a command/status sync has been detected along with valid word, provided SEL EN is valid. If a data sync was detected instead of a command/status sync then the signal VALID DATA WORD becomes valid for 500ns.

The last 12 bits of the shift register are being continuously monitored to give early warning of a new word being received, i.e. a command/status/data sync plus 3 bits of correct Manchester coding. If this has been detected the output ANOTHER WORD becomes valid for 500ns providing SEL EN is valid.

With SEL EN valid the contents of the input buffer register can be enabled onto the 16 bit I/O highway T0-T15 (T15 being the most significant) via signal EN INPUT BUFFER being active low.

Also with SEL EN valid the transmit circuitry is enabled.

## TRANSMIT MODE

To transmit data from the device the signal SEL EN must be valid. Data present on the 16 bit I/O highway to be transmitted is loaded into the output buffer register with input signal LOAD BUFFER.

The command/status sync or data sync is internally generated and is also loaded into the register to be the first 3 bits of transmission. The status sync waveform is the same as the command sync waveform. From this register a parity bit is generated.

The only exception to the automatic sync generation is for a Bus Controller to issue an RT to RT transfer command (i.e. two consecutive command words). This is achieved by setting RX/TX to a zero and the type of sync is determined by the signal DATA SYNC IN ('1' = CMD SYNC, '0' = DATA SYNC) during LOAD BUFFER.

To initialise transmission an active low signal on SEND DATA is required. Data will be transferred from the output buffer register, converted to Manchester code, and loaded into the 40 bit shift register and shifted out via TXOUT and TXOUT (TXOUT is the inverse of TXOUT during transmission, and both are high with no transmission) to the transceiver. If LOAD BUFFER is applied before the end of transmission, then the transmit sequence will be repeated when the full 20 bit word has been transmitted with no inter-word gap.

When transmission is taking place and there is another word waiting in the output buffer for transmission, the output signal BUFFER FULL becomes valid. If LOAD BUFFER becomes valid the contents of the buffer are overwritten.

In an RT the first word for transmission will always be the status word and the top 5 bits of status are the remote terminal address. There are two methods of loading this address along with status into the buffer register.

(a) The terminal address may be applied to the highway (T11-T15, T15 being MSB terminal address E) along with the rest of the status word and loaded into the buffer with LOAD BUFFER. To initiate transmission, SEND DATA is applied along with LOAD BUFFER or any time after LOAD BUFFER. (The terminal address being the same address as the transmitting device).

(b) If bits T11-T15 are left high impedance with the status enabled onto T0-T10 then the hard-wired terminal address will be internally enabled onto T11-T15 with signal SEND DATA. Therefore LOAD BUFFER must be applied during SEND DATA.

There are 2 other inputs to the device, SEL TX EN and SEL TX DIS. When SEL EN is valid, a pulse on SEL TX DIS disables transmission and a pulse on SEL TX EN enables transmission. (Min pulse width 250ns).


An active low signal on RESET will set the transmitter in the enable mode.

During a message transmission the output TX INHIBIT becomes not valid. Output TX INHIBIT is also available to connect an external Watchdog Timer. If the Timer is not required this pin may be left open circuit.

## DETAILED TIMING

### Receive Mode

**RXIN Waveform Requirements** There are three variations of waveform requirements required at the RXIN and RXIN inputs.




Waveform (a) is the ideal. With waveform (b) applied, the device is less immune to noise on these inputs than waveform (a). With waveform (c) applied, the device is less immune to noise on these inputs than waveform (b).

The device will accept waveforms with  $t_p$  varying from the ideal (including rise and fall times) of  $\pm 180ns$  (i.e.  $2.0 \pm 0.18\mu s$ ,  $1.5 \pm 0.18\mu s$ ,  $1.0 \pm 0.18\mu s$ ,  $0.5 \pm 0.18\mu s$ ). (The tolerance required by the 1553B standard is  $\pm 0.15\mu s$ .)

Overlap period ( $t_o$ ) 10ns minimum 400ns maximum.

**Propagation Delays** Propagation delays over free air temperature range  $V_{DD} = 5$  Volts. Propagation delays do not include rise and fall time of outputs.

Propagation delay time RXIN or RXIN to VALID DATA WORD, VALID CMD WD THIS RT, VALID BCST CMD WORD, VALID CMD/STATUS WORD




ta 300ns minimum 480ns maximum.  
tb 800ns minimum 980ns maximum.  
tc 460ns minimum 540ns maximum: for ideal RXIN

Propagation delay time:

	MIN	MAX
EN IP BUFFER to T0-T15	20ns	75ns
VAL WORD to T0-T15	15ns	50ns
VALID CMD WD THIS RT/BCST to THIS RT ADDR IP	25ns	150ns
(remains enabled for half bit period, 500ns ideal)		


THIS RT ADDR IP to SEL EN 65ns 200ns

### 16 MHz Clock Requirement




### Transmit Mode


Propagation delay time SEND DATA to TXOUT, TX INH.



Propagation delay time LOAD BUFFER to BUFFER FULL.




Propagation delay times for LOAD BUFFER operations (external sync generation).




	MIN	MAX
t1	250ns	
t2	320ns	600ns
t3	30ns	110ns
t4	40ns	150ns
t5	125ns	
t6	250ns	
t7	280ns	500ns
t8	30ns	100ns
t9	30ns	100ns
t10	75ns	
t11	75ns	
t12	230ns	370ns

The first load buffer may occur any time before SEND DATA but no later than SEND DATA i.e.



In a BC if RXTX is high (internal sync generation) then LDBF must occur before SEND DATA and  $t_{set up}$  will apply to rising edge of LD BF.

If the device is required to internally load its own RT address to be transmitted with status, then the send data and load buffer signals must be as shown.



## OPERATING CONDITIONS

### Absolute Maximum Ratings

Supply voltage $V_{DD}$	+ 7 Volts
Supply voltage $V_{SS}$	0 Volts
Low level input voltage	$V_{SS} - 0.5$ Volts
High level input voltage	$V_{DD} + 0.5$ Volts
Operating free air temperature range	-55°C to +125°C
Storage temperature range	-65°C to +150°C

### Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage $V_{DD}$	4.5	5	5.5	Volts
Operating free air temperature	-55		+125	°C

www.DataSheet4U.com

### MNEMONICS

T0 → T15  
ADDR A → E  
ADDR PARITY

16 bit bi-directional highway  
Hard wired RT address (ADDR E is MSB)  
Hard wired address parity (odd)

$$\left. \begin{array}{l} \text{RXIN} \\ \text{RXIN} \end{array} \right\}$$

Manchester bi-phase input from transceiver

SEL EN

### Watchdog Timer control

General reset

Manchester bi-phase output to transceiver

Transmit inhibit to transceiver

**Watchdog Timer input**

Disable transmitter

**Enable transmitter**

16MHz Crystal Oscillator

**Hard-wired bus address**

### External control of sync generation

VAL CMD WORD THIS RT

Signal from Encoder/Decoder – received valid command word with terminal's address.

~~VAL BCST CMD WORD~~

Signal from Encoder/Decoder – received valid command word with broadcast address

VAL CMD/STAT WORD

Signal from Encoder/Decoder – received valid command/status word on selected bus.

VAL DATA WORD

Signal from Encoder/Decoder – received valid data word on selected bus.

**ANOTHER WORD**

Signal from Encoder/Decoder – received early warning of another word on selected bus.

THIS RT ADDR IP

Bi-directional signal to/from encoder/decoder – sets up bus selection.

## EN IP BUFFER

Control signal to encoder/decoder to enable received data onto highway.

SEND DATA

Control signal to encoder/decoder to initiate transmission


## LOAD BUFFER

Control signal to encoder/decoder to load data ready for transmission


**BUFFERFULL**

Control signal from encoder/decoder indicating that the transmit buffer register is full.

## WATCHDOG TIMER



Timing diagram showing the relationship between BYTE OUT, BYTE IN TEST PASSES, BYTE IN FAULT, and BYTE IN READY signals. The diagram illustrates the sequence of test passes and faults, with a 672ns period for the test pass and an 800ns period for the fault.



PIN NO.	SIGNAL	IO TYPE	PIN NO.	SIGNAL	IO TYPE
1	T1	G	25	T10	G
2	T2	G	26	T11	G
3	T3	G	27	T12	G
4	T4	G	28	T13	G
5	T5	G	29	T14	G
6	T6	G	30	T15	G
7	T7	G	31	TERM ADDR E	C
8	RESET	A	32	TERM ADDR D	C
9	LOAD BUFFER	A	33	TERM ADDR C	C
10	BUFFER FULL	F	34	TERM ADDR B	C
11	SEL EN	E	35	TERM ADDR A	C
12	SEND DATA	A	36	VAL CMD/STAT WORD	F
13	TX OUT	E	37	ANOTHER WORD	F
14	TX OUT	E	38	VAL BCST CMD WORD	F
15	TX INHIBIT	B	39	VAL CMD WORD THIS RT	F
16	TX INHIBIT	E	40	ADDR PARITY	C
17	THIS RT ADDR	A	41	RXIN	A
18	RX/TX	C	42	RXIN	A
19	DATA SYNC IN	C	43	16MHz	A
20	THIS RT ADDR IP	G	44	VALID DATA WORD	F
21	EN IP BUFFER	A	45	SEL TX EN	A
22	Vss		46	SEL TX DIS	A
23	T8	G	47	V3	
24	T9	G	48	V3	G

**Micro Circuit Engineering Limited**  
Alexandra Way, Ashchurch, Tewkesbury  
Gloucestershire GL20 8TB  
Telephone Tewkesbury (0684) 297777  
Telex 437233 Fax (0684) 299435

BSI Approval No. 1267/M

