

## LM27966

# White LED Driver with I2C Compatible Interface

## General Description

The LM27966 is a highly integrated charge-pump-based display LED driver. The device can drive up to 6 LEDs in parallel with a total output current of 180mA. Regulated internal current sources deliver excellent current and brightness matching in all LEDs.

The LED driver current sources are split into two independently controlled groups. The primary group, which can be configured with 4 or 5 LEDs, can be used to backlight the main phone display. An additional, independently controlled led driver is provided for driving an indicator or other general purpose LED function. The LM27966 has an I<sup>2</sup>C compatible interface that allows the user to independently control the brightness on each bank of LEDs.

The device provides excellent efficiency without the use of an inductor by operating the charge pump in a gain of 3/2, or in Pass-Mode. The proper gain for maintaining current regulation is chosen, based on LED forward voltage, so that efficiency is maximized over the input voltage range.

The LM27966 is available in National's small 24-pin Leadless Leadframe Package (LLP-24).


## Features

- 91% Peak LED Drive Efficiency
- No Inductor Required
- 0.3% Current Matching
- Drives 6 LEDs with up to 30mA per LED
- 180mA of total driver current
- I<sup>2</sup>C Compatible Brightness Control Interface
- Adaptive 1x- 3/2x Charge Pump
- Resistor-Programmable Current Settings
- External Chip RESET Pin (RESET)
- Extended Li-Ion Input: 2.7V to 5.5V
- Small low profile industry standard leadless package, LLP 24 : (4mm x 4mm x 0.8mm)

## Applications

- Mobile Phone Display Lighting
- PDAs Backlighting
- General LED Lighting


## Typical Application Circuit



20190101

## Connection Diagram

24 Pin Quad LLP Package  
NS Package Number SQA24A



**Note:** The actual physical placement of the package marking will vary from part to part. The package marking "XX" designates the fab location. "YY" is a NSC internal date code and "ZZ" is Lot Code for die traceability. All three will vary considerably. "L27966S" identifies the device (part number, option, etc.).

20190102

## Pin Descriptions

Pin #s	Pin Names	Pin Descriptions
24	$V_{IN}$	Input voltage. Input range: 2.7V to 5.5V.
23	$P_{OUT}$	Charge Pump Output Voltage
19, 22 (C1) 20, 21 (C2)	C1, C2	Flying Capacitor Connections
12, 13, 14, 15, 16	D5, D4, D3, D2, D1	LED Drivers - Main Display
3	$D_{AUX}$	LED Driver - Indicator LED
17	$I_{SET}$	Placing a resistor ( $R_{SET}$ ) between this pin and GND sets the full-scale LED current for $D_x$ , and $D_{AUX}$ LEDs. LED Current = $200 \times (1.25V \div R_{SET})$
1	SCL	Serial Clock Pin
2	SDIO	Serial Data Input/Output Pin
7	VIO	Serial Bus Voltage Level Pin
10	$\overline{RESET}$	Hardware Reset Pin. High = Normal Operation, Low = RESET
9, 18, DAP	GND	Ground
4, 5, 6, 8, 11	NC	No Connect

## Ordering Information

Order Information	Package	Supplied As
LM27966SQ	SQA24 LLP	1000 Units, Tape & Reel
LM27966SQX		4500 Units, Tape & Reel

**Absolute Maximum Ratings** (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

$V_{IN}$ pin voltage	-0.3V to 6.0V
SCL, SDIO, VIO, $\overline{RESET}$ pin voltages	-0.3V to ( $V_{IN}+0.3V$ ) w/ 6.0V max
$I_{Dx}$ Pin Voltages	-0.3V to ( $V_{POUT}+0.3V$ ) w/ 6.0V max
Continuous Power Dissipation (Note 3)	Internally Limited
Junction Temperature ( $T_{J-MAX}$ )	150°C
Storage Temperature Range	-65°C to +150°C
Maximum Lead Temperature (Soldering) (Note 4)	
ESD Rating (Note 5)	
Human Body Model	2.0kV

**Operating Rating** (Notes 1, 2)

Input Voltage Range	2.7V to 5.5V
LED Voltage Range	2.0V to 4.0V
Junction Temperature ( $T_J$ ) Range	-30°C to +100°C
Ambient Temperature ( $T_A$ ) Range (Note 6)	-30°C to +85°C

**Thermal Properties**

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ), SQA24A Package (Note 7)	41.3°C/W
---	----------

**ESD Caution Notice** National Semiconductor recommends that all integrated circuits be handled with appropriate ESD precautions. Failure to observe proper ESD handling techniques can result in damage to the device.

**Electrical Characteristics** (Notes 2, 8)


Limits in standard typeface are for  $T_J = 25^\circ\text{C}$ , and limits in boldface type apply over the full operating temperature range. Unless otherwise specified:  $V_{IN} = 3.6V$ ;  $V_{RESET} = V_{IN}$ ;  $V_{IO} = 1.8V$   $V_{Dx} = 0.4V$ ;  $V_{DAUX} = 0.4V$ ;  $R_{SET} = 16.9k\Omega$ ;  $D_x = D_{AUX} = \text{Fullscale Current}$ ; EN-MAIN, EN-D5 Bits = "1";  $C_1=C_2=1.0\mu F$ ,  $C_{IN}=C_{OUT}=1.0\mu F$ ; Specifications related to output current(s) and current setting pins ( $I_{Dx}$  and  $I_{SET}$ ) apply to Main Display and Auxiliary LED. (Note 9)

Symbol	Parameter	Condition	Min	Typ	Max	Units
$I_{Dx}$	Output Current Regulation Main Display or Auxiliary LED Enabled	$3.0V \leq V_{IN} \leq 5.5V$ EN-AUX = '0'	<b>18.2</b> <b>(-9.5%)</b>	20.1	<b>22.0</b> <b>(+9.5%)</b>	mA (%)
		$3.0V \leq V_{IN} \leq 5.5V$ EN-AUX = '1' and EN-MAIN = EN-D5 = '0'	<b>19.2</b> <b>(-7.7%)</b>	20.8	<b>22.4</b> <b>(+7.7%)</b>	mA (%)
	Maximum Output Current Regulation Main Display and Auxiliary LED Enabled (Note 10)	$3.2V \leq V_{IN} \leq 5.5V$ $R_{SET} = 8.33k\Omega$ $V_{LED} = 3.6V$ EN-MAIN = EN-D5 = EN-AUX = "1"		30 Dx		mA
				30 D <sub>AUX</sub>		
$I_{Dx-MATCH}$	LED Current Matching	(Note 11)		0.3	<b>1.7</b>	%
$R_{OUT}$	Open-Loop Charge Pump Output Resistance	Gain = 3/2		2.75		$\Omega$
		Gain = 1		1		
$V_{DxTH}$	$V_{Dx}$ 1x to 3/2x Gain Transition Threshold	$V_{Dx}$ Falling $R_{SET} = 16.9k\Omega$		175		mV
$V_{HR}$	Current Source Headroom Voltage Requirement (Note 12)	$I_{Dxx} = 95\% \times I_{Dxx} \text{ (nom.)}$ ( $I_{Dxx} \text{ (nom.)} \approx 15mA$ ) Gain = 3/2 EN-MAIN = EN-D5 and/or EN-AUX = "1"		110		mV
$I_Q$	Quiescent Supply Current	Gain = 1.5x, No Load		2.90	<b>3.32</b>	mA
$I_{SD}$	Shutdown Supply Current	All EN-x bits = "0"		3.4	<b>5.4</b>	$\mu A$
$V_{SET}$	$I_{SET}$ Pin Voltage	$2.7V \leq V_{IN} \leq 5.5V$		1.25		V
$I_{Dx}/I_{SET}$	Output Current to Current Set Ratio Main Display, DAUX			200		
$f_{SW}$	Switching Frequency		<b>0.89</b>	1.27	<b>1.57</b>	MHz
$t_{START}$	Start-up Time	$P_{OUT} = 90\%$ steady state		250		$\mu s$
$f_{PWM}$	Internal Diode Current PWM Frequency			20		kHz

## Electrical Characteristics (Notes 2, 8) (Continued)

Limits in standard typeface are for  $T_J = 25^\circ\text{C}$ , and limits in boldface type apply over the full operating temperature range. Unless otherwise specified:  $V_{IN} = 3.6\text{V}$ ;  $V_{\overline{\text{RESET}}} = V_{IN}$ ;  $V_{IO} = 1.8\text{V}$   $V_{Dx} = 0.4\text{V}$ ;  $V_{DAUX} = 0.4\text{V}$ ;  $R_{SET} = 16.9\text{k}\Omega$ ;  $D_x = D_{AUX} = \text{Fullscale Current}$ ; EN-MAIN, EN-D5 Bits = "1";  $C_1 = C_2 = 1.0\mu\text{F}$ ,  $C_{IN} = C_{OUT} = 1.0\mu\text{F}$ ; Specifications related to output current(s) and current setting pins ( $I_{Dx}$  and  $I_{SET}$ ) apply to Main Display and Auxiliary LED. (Note 9)

Symbol	Parameter	Condition		Min	Typ	Max	Units
$V_{\overline{\text{RESET}}}$	Reset Voltage Thresholds	$2.7\text{V} \leq V_{\text{IN}} \leq 5.5\text{V}$	Reset	0		0.45	V
			Normal Operation	1.2		$V_{\text{IN}}$	
I <sup>2</sup> C Compatible Interface Voltage Specifications (SCL, SDIO, VIO)							
$V_{\text{IO}}$	Serial Bus Voltage Level	$2.7\text{V} \leq V_{\text{IN}} \leq 5.5\text{V}$ (Note 13)		1.4		$V_{\text{IN}}$	V
$V_{\text{IL}}$	Input Logic Low "0"	$2.7\text{V} \leq V_{\text{IN}} \leq 5.5\text{V}$ , $V_{\text{IO}} = 3.0\text{V}$		0		0.3 x $V_{\text{IO}}$	V
$V_{\text{IH}}$	Input Logic High "1"	$2.7\text{V} \leq V_{\text{IN}} \leq 5.5\text{V}$ , $V_{\text{IO}} = 3.0\text{V}$		0.7 x $V_{\text{IO}}$		$V_{\text{IO}}$	V
$V_{\text{OL}}$	Output Logic Low "0"	$I_{\text{LOAD}} = 3\text{mA}$				400	mV
I <sup>2</sup> C Compatible Interface Timing Specifications (SCL, SDIO, VIO)(Note 14)							
$t_1$	SCL (Clock Period)			2.5			μs
$t_2$	Data In Setup Time to SCL High			100			ns
$t_3$	Data Out stable After SCL Low			0			ns
$t_4$	SDIO Low Setup Time to SCL Low (Start)			100			ns
$t_5$	SDIO High Hold Time After SCL High (Stop)			100			ns



20190113

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

**Note 2:** All voltages are with respect to the potential at the GND pin.

**Note 3:** Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at  $T_J = 170^\circ\text{C}$  (typ.) and disengages at  $T_J = 165^\circ\text{C}$  (typ.).

**Note 4:** For detailed soldering specifications and information, please refer to National Semiconductor Application Note 1187: Leadless Leadframe Package (AN-1187).

**Note 5:** The human body model is a  $100\text{pF}$  capacitor discharged through  $1.5\text{k}\Omega$  resistor into each pin. (MIL-STD-883 3015.7)

**Note 6:** In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ( $T_{A-MAX}$ ) is dependent on the maximum operating junction temperature ( $T_{J-MAX-OP} = 100^\circ\text{C}$ ), the maximum power dissipation of the device in the application ( $P_{D-MAX}$ ), and the junction-to-ambient thermal resistance of the part/package in the application ( $\theta_{JA}$ ), as given by the following equation:  $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$ .

**Note 7:** Junction-to-ambient thermal resistance is highly dependent on application and board layout. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. For more information, please refer to National Semiconductor Application Note 1187: Leadless Leadframe Package (AN-1187).

**Note 8:** Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.

**Note 9:**  $C_{IN}$ ,  $C_{POUT}$ ,  $C_1$ , and  $C_2$ : Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics

## Electrical Characteristics (Notes 2, 8) (Continued)

**Note 10:** The maximum total output current for the LM27966 should be limited to 180mA. The total output current can be split among any of the three banks ( $I_{DxA} = I_{DxC} = 30\text{mA Max.}$ ). Under maximum output current conditions, special attention must be given to input voltage and LED forward voltage to ensure proper current regulation. See the Maximum Output Current section of the datasheet for more information.

**Note 11:** For the Main Display group of outputs on a part, the following are determined: the maximum output current in the group (MAX), the minimum output current in the group (MIN), and the average output current of the group (AVG). Two matching numbers are calculated:  $(\text{MAX-AVG})/\text{AVG}$  and  $(\text{AVG-MIN})/\text{AVG}$ . The largest number of the two (worst case) is considered the matching figure for the bank. The typical specification provided is the most likely norm of the matching figure for all parts.

**Note 12:** For each  $I_{Dxx}$  output pin, headroom voltage is the voltage across the internal current sink connected to that pin. For Main and Aux outputs,  $V_{HR} = V_{OUT} - V_{LED}$ . If headroom voltage requirement is not met, LED current regulation will be compromised.

**Note 13:** SCL and SDIO signals are referenced to VIO and GND for minimum VIO voltage testing.

**Note 14:** SCL and SDIO should be glitch-free in order for proper brightness control to be realized.


www.national.com



## Typical Performance Characteristics


Unless otherwise specified:  $T_A = 25^\circ\text{C}$ ;  $V_{IN} = 3.6\text{V}$ ;  $V_{RESET} = V_{IN}$ ;  $V_{LEDx} = V_{LEDAUX} = 3.6\text{V}$ ;  $R_{SET} = 16.9\text{k}\Omega$ ;  $C_1 = C_2 = C_{IN} = C_{POUT} = 1\mu\text{F}$ ;  $EN = EN5 = '1'$ .

### LED Drive Efficiency vs Input Voltage




20190119

### Input Current vs Input Voltage




20190118

### Main Bank Current Regulation vs Input Voltage




20190116

### $D_{AUX}$ Current Regulation vs Input Voltage




20190115

### Main Bank Current Matching vs Input Voltage



20190116

### Main Bank Diode Current vs Brightness Register Code



20190117

## Circuit Description

### OVERVIEW

The LM27966 is a white LED driver system based upon an adaptive 1.5x/1x CMOS charge pump capable of supplying up to 180mA of total output current. With two controlled banks of constant current sinks (Main and AUX), the LM27966 is an ideal solution for platforms requiring a single white LED driver for main display and indicator lighting. The tightly matched current sinks ensure uniform brightness from the LEDs across the entire small-format display.

Each LED is configured in a common anode configuration, with the peak drive current being programmed through the use of an external  $R_{SET}$  resistor. An I<sup>2</sup>C compatible interface is used to enable the device and vary the brightness within the individual current sink banks. For Main Display LEDs, 32 levels of brightness control are available. The brightness control is achieved through a mix of analog and pulse width modulated (PWM) methods.  $D_{AUX}$  has 4 analog brightness levels available.

### CIRCUIT COMPONENTS

#### Charge Pump

The input to the 1.5x/1x charge pump is connected to the  $V_{IN}$  pin, and the regulated output of the charge pump is connected to the  $V_{OUT}$  pin. The recommended input voltage range of the LM27966 is 3.0V to 5.5V. The device's regulated charge pump has both open loop and closed loop modes of operation. When the device is in open loop, the voltage at  $V_{OUT}$  is equal to the gain times the voltage at the input. When the device is in closed loop, the voltage at  $V_{OUT}$  is regulated to 4.6V (typ.). The charge pump gain transitions are actively selected to maintain regulation based on LED forward voltage and load requirements. This allows the charge pump to stay in the most efficient gain (1x) over as much of the input voltage range as possible, reducing the power consumed from the battery.

#### LED Forward Voltage Monitoring

The LM27966 has the ability to switch converter gains (1x or 1.5x) based on the forward voltage of the LED load. This ability to switch gains maximizes efficiency for a given load. Forward voltage monitoring occurs on all diode pins within Main Display. At higher input voltages, the LM27966 will operate in pass mode, allowing the  $P_{OUT}$  voltage to track the input voltage. As the input voltage drops, the voltage on the  $D_X$  pins will also drop ( $V_{DX} = V_{POUT} - V_{LEDX}$ ). Once any of the active  $D_X$  pins reaches a voltage approximately equal to 175mV, the charge pump will then switch to the gain of 1.5x. This switchover ensures that the current through the LEDs never becomes pinched off due to a lack of headroom on the current sources.

Diode pin D5 can have the diode sensing circuitry disabled through the general purpose register if D5 is not going to be used.

$D_{AUX}$  is not a monitored LED current sink.

#### RESET Pin

The LM27966 has a hardware reset pin ( $\overline{RESET}$ ) that allows the device to be disabled by an external controller without requiring an I<sup>2</sup>C write command. Under normal operation, the  $\overline{RESET}$  pin should be held high (logic '1') to prevent an unwanted reset. When the  $\overline{RESET}$  is driven low (logic '0'), all internal control registers reset to the default states and the

part becomes disabled. Please see the *Electrical Characteristics* section of the datasheet for required voltage thresholds.

### I<sup>2</sup>C Compatible Interface

#### DATA VALIDITY

The data on SDIO line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when CLK is LOW.




FIGURE 1. Data Validity Diagram

A pull-up resistor between VIO and SDIO must be greater than  $[(V_{IO} - V_{OL}) / 3mA]$  to meet the  $V_{OL}$  requirement on SDIO. Using a larger pull-up resistor results in lower switching current with slower edges, while using a smaller pull-up results in higher switching currents with faster edges.

#### START AND STOP CONDITIONS

START and STOP conditions classify the beginning and the end of the I<sup>2</sup>C session. A START condition is defined as SDIO signal transitioning from HIGH to LOW while SCL line is HIGH. A STOP condition is defined as the SDIO transitioning from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates START and STOP conditions. The I<sup>2</sup>C bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the I<sup>2</sup>C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise. The data on SDIO line must be stable during the HIGH period of the clock signal (SCL). In other words, the state of the data line can only be changed when CLK is LOW.




FIGURE 2. Start and Stop Conditions

#### TRANSFERRING DATA


Every byte put on the SDIO line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The master releases the SDIO line (HIGH) during the acknowledge clock pulse. The LM27966 pulls down the SDIO

## Circuit Description (Continued)

line during the 9th clock pulse, signifying an acknowledge. The LM27966 generates an acknowledge after each byte has been received.

After the START condition, the I<sup>2</sup>C master sends a chip address. This address is seven bits long followed by an

eight bit which is a data direction bit (R/W). The LM27966 address is 36h. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.



**FIGURE 3. Write Cycle**

w = write (SDIO = "0")

r = read (SDIO = "1")


ack = acknowledge (SDIO pulled down by either master or slave)

rs = repeated start

id = chip address, 36h for LM27966

## I<sup>2</sup>C COMPATIBLE CHIP ADDRESS


The chip address for LM27966 is 0110110, or 36h.



**FIGURE 4. Chip Address**

## INTERNAL REGISTERS OF LM27966

Register	Internal Hex Address	Power On Value
General Purpose Register	10h	0010 0000
Main Display Brightness Control Register	A0h	1110 0000
Auxiliary LED Brightness Control Register	C0h	1111 1100



**FIGURE 5. General Purpose Register Description**  
Internal Hex Address: 10h



**Note:** EN-MAIN: Enables Dx LED drivers (Main Display)

T0: Must be set to '0'

EN-AUX: Enables D<sub>AUX</sub> LED driver (Indicator Lighting)

EN-D5: Enables D5 LED voltage sense

T1: Must be set to '0'



**FIGURE 6. Brightness Control Register Description**  
Internal Hex Address: 0xA0 (Main Display), 0xC0 (D<sub>AUX</sub>)

**Note:** Dx4-Dx0: Sets Brightness for Dx pins (Main Display). 11111=Fullscale

## Circuit Description (Continued)

Bit7 to Bit 5: Not Used

DAUX1-DAUX0: Sets Brightness for D<sub>AUX</sub> pin. 11 = Fullscale

Bit7 to Bit2: Not Used

Full-Scale Current set externally by the following equation:

$$I_{Dx} = 200 \times 1.25V / R_{SET}$$

## Brightness Level Control Table (Main Display)

Brightness Code (hex)	Analog Current (% of Full-Scale)	Duty Cycle (%)	Perceived Brightness Level (%)
00	20	1/16	1.25
01	20	2/16	2.5
02	20	3/16	3.75
03	20	4/16	5
04	20	5/16	6.25
05	20	6/16	7.5
06	20	7/16	8.75
07	20	8/16	10
08	20	9/16	11.25
09	20	10/16	12.5
0A	20	11/16	13.75
0B	20	12/16	15
0C	20	13/16	16.25
0D	20	14/16	17.5
0E	20	15/16	18.75
0F	20	16/16	20
10	40	10/16	25
11	40	11/16	27.5
12	40	12/16	30
13	40	13/16	32.5
14	40	14/16	35
15	40	15/16	37.5
16	40	16/16	40
17	70	11/16	48.125
18	70	12/16	52.5
19	70	13/16	56.875
1A	70	14/16	61.25
1B	70	15/16	65.625
1C	70	16/16	70
1D	100	13/16	81.25
1E	100	15/16	93.75
1F	100	16/16	100

D<sub>AUX</sub> Brightness Levels (%of Full-Scale) = 20%, 40%, 70%, 100%

## Application Information

### SETTING LED CURRENT

The current through the LEDs connected to Dx can be set to a desired level simply by connecting an appropriately sized resistor (R<sub>SET</sub>) between the I<sub>SET</sub> pin of the LM27966 and GND. The Dx currents are proportional to the current that flows out of the I<sub>SET</sub> pin and are a factor of 200 times greater than the I<sub>SET</sub> current. The feedback loops of the internal amplifiers set the voltage of the I<sub>SET</sub> pin to 1.25V (typ.). The statements above are simplified in the equations below:

$$I_{Dx} = 200 \times (V_{ISET} / R_{SET})$$

$$R_{SET} = 200 \times (1.25V / I_{Dx})$$

Once the desired R<sub>SET</sub> value has been chosen, the LM27966 has the ability to internally dim the LEDs using a mix of Pulse Width Modulation (PWM) and analog current scaling. The PWM duty cycle is set through the I<sup>2</sup>C compatible interface. LEDs connected to Main Display current sinks (Dx) can be dimmed to 32 different levels/duty-cycles. The internal PWM frequency for Main Display is a fixed 20kHz. D<sub>AUX</sub> has 4 analog current levels.

Please refer to the I<sup>2</sup>C Compatible Interface section of this datasheet for detailed instructions on how to adjust the brightness control registers.

## Application Information (Continued)

### MAXIMUM OUTPUT CURRENT, MAXIMUM LED VOLTAGE, MINIMUM INPUT VOLTAGE

The LM27966 can drive 6 LEDs at 30mA each (Main Display and D<sub>AUX</sub>) from an input voltage as low as 3.2V, so long as the LEDs have a forward voltage of 3.6V or less (room temperature).

The statement above is a simple example of the LED drive capabilities of the LM27966. The statement contains the key application parameters that are required to validate an LED-drive design using the LM27966: LED current ( $I_{LEDx}$ ), number of active LEDs ( $N_x$ ), LED forward voltage ( $V_{LED}$ ), and minimum input voltage ( $V_{IN-MIN}$ ).

The equation below can be used to estimate the maximum output current capability of the LM27966:

$$I_{LED\_MAX} = \frac{[(1.5 \times V_{IN}) - V_{LED} - (I_{DAUX} \times R_{OUT})]}{[(N_{MAIN} \times R_{OUT}) + k_{HR}] \text{ (eq. 1)}}$$

$$I_{LED\_MAX} = \frac{[(1.5 \times V_{IN}) - V_{LED} - (I_{DAUX} \times 2.75\Omega)]}{[(N_{MAIN} \times 2.75\Omega) + k_{HR}]}$$

$I_{DAUX}$  is the additional current that could be delivered to the AUX LED.

**R<sub>OUT</sub>** – Output resistance. This parameter models the internal losses of the charge pump that result in voltage droop at the pump output P<sub>OUT</sub>. Since the magnitude of the voltage droop is proportional to the total output current of the charge pump, the loss parameter is modeled as a resistance. The output resistance of the LM27966 is typically 2.75Ω ( $V_{IN} = 3.6V$ ,  $T_A = 25^\circ C$ ). In equation form:

$$V_{P\_OUT} = (1.5 \times V_{IN}) - [N_{MAIN} \times I_{LED-MAIN} \times R_{OUT}] \quad \text{(eq. 2)}$$

**k<sub>HR</sub>** – Headroom constant. This parameter models the minimum voltage required to be present across the current sources for them to regulate properly. This minimum voltage is proportional to the programmed LED current, so the constant has units of mV/mA. The typical  $k_{HR}$  of the LM27966 is 8mV/mA. In equation form:

$$(V_{P\_OUT} - V_{LEDx}) > k_{HR} \times I_{LEDx} \quad \text{(eq. 3)}$$

#### Typical Headroom Constant Value

$$k_{HR} = 8\text{mV/mA}$$

The " $I_{LED-MAX}$ " equation (eq. 1) is obtained from combining the  $R_{OUT}$  equation (eq. 2) with the  $k_{HR}$  equation (eq. 3) and solving for  $I_{LEDx}$ . Maximum LED current is highly dependent on minimum input voltage and LED forward voltage. Output current capability can be increased by raising the minimum input voltage of the application, or by selecting an LED with a lower forward voltage. Excessive power dissipation may also limit output current capability of an application.

#### Total Output Current Capability

The maximum output current that can be drawn from the LM27966 is 180mA. Each driver bank has a maximum allotted current per Dx sink that must not be exceeded.

MAXIMUM Dx CURRENT
30mA

The 180mA load can be distributed in many different configurations. Special care must be taken when running the LM27966 at the maximum output current to ensure proper functionality.

### PARALLEL CONNECTED AND UNUSED OUTPUTS

Outputs D1-5 may be connected together to drive one or two LEDs at higher currents. In such a configuration, all five parallel current sinks (Main Display) of equal value can drive a single LED. The LED current programmed for Main Display should be chosen so that the current through each of the outputs is programmed to 20% of the total desired LED current. For example, if 60mA is the desired drive current for a single LED,  $R_{SET}$  should be selected such that the current through each of the current sink inputs is 12mA.

Connecting the outputs in parallel does not affect internal operation of the LM27966 and has no impact on the Electrical Characteristics and limits previously presented. The available diode output current, maximum diode voltage, and all other specifications provided in the Electrical Characteristics table apply to this parallel output configuration, just as they do to the standard 5-LED application circuit.

Main Display utilizes LED forward voltage sensing circuitry on each Dx pin to optimize the charge-pump gain for maximum efficiency. Due to the nature of the sensing circuitry, it is not recommended to leave any of the Dx (D1-D4) pins unused if either diode bank is going to be used during normal operation. Leaving Dx pins unconnected will force the charge-pump into 1.5x mode over the entire  $V_{IN}$  range negating any efficiency gain that could be achieved by switching to 1x mode at higher input voltages.

If D5 is not used, it is recommended that the driver pin be grounded and the general purpose register bit EN-D5 be set to 0 to ensure proper gain transitions.

Care must be taken when selecting the proper  $R_{SET}$  value. The current on any Dx pin must not exceed the maximum current rating for any given current sink pin.

### POWER EFFICIENCY

The efficiency of LED drivers is commonly taken to be the ratio of power consumed by the LEDs ( $P_{LED}$ ) to the power drawn at the input of the part ( $P_{IN}$ ). With a 1.5x/1x charge pump, the input current is equal to the charge pump gain times the output current (total LED current). The efficiency of the LM27966 can be predicted as follows:

$$P_{LEDTOTAL} = (V_{LED-MAIN} \times N_{MAIN} \times I_{LED-MAIN}) + (V_{LED-AUX} \times I_{LED-AUX})$$

$$P_{IN} = V_{IN} \times I_{IN}$$

$$P_{IN} = V_{IN} \times (GAIN \times I_{LEDTOTAL} + I_Q)$$

$$E = (P_{LEDTOTAL} \div P_{IN})$$

It is also worth noting that efficiency as defined here is in part dependent on LED voltage. Variation in LED voltage does not affect power consumed by the circuit and typically does not relate to the brightness of the LED. For an advanced analysis, it is recommended that power consumed by the circuit ( $V_{IN} \times I_{IN}$ ) be evaluated rather than power efficiency.

### POWER DISSIPATION

The power dissipation ( $P_{DISS}$ ) and junction temperature ( $T_J$ ) can be approximated with the equations below.  $P_{IN}$  is the power generated by the 1.5x/1x charge pump,  $P_{LED}$  is the power consumed by the LEDs,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance for the LLP-24 package.  $V_{IN}$  is the input voltage to the LM27966,  $V_{LED}$  is the nominal LED forward voltage,  $N$  is the number of LEDs and  $I_{LED}$  is the programmed LED current.

$$P_{DISS} = P_{IN} - P_{LEDA}$$

$$P_{DISS} = (GAIN \times V_{IN} \times I_{LEDA}) - (V_{LEDA} \times N_A \times I_{LEDA}) - (V_{LED} \times I_{DAUX})$$

## Application Information (Continued)

$$T_J = T_A + (P_{DISS} \times \theta_{JA})$$

The junction temperature rating takes precedence over the ambient temperature rating. The LM27966 may be operated outside the ambient temperature rating, so long as the junction temperature of the device does not exceed the maximum operating rating of 100°C. The maximum ambient temperature rating must be derated in applications where high power dissipation and/or poor thermal resistance causes the junction temperature to exceed 100°C.

### THERMAL PROTECTION

Internal thermal protection circuitry disables the LM27966 when the junction temperature exceeds 170°C (typ.). This feature protects the device from being damaged by high die temperatures that might otherwise result from excessive power dissipation. The device will recover and operate normally when the junction temperature falls below 165°C (typ.). It is important that the board layout provide good thermal conduction to keep the junction temperature within the specified operating ratings.

### CAPACITOR SELECTION

The LM27966 requires 4 external capacitors for proper operation ( $C_1 = C_2 = 1\mu\text{F}$ ,  $C_{IN} = C_{OUT} = 1\mu\text{F}$ ). Surface-mount multi-layer ceramic capacitors are recommended. These capacitors are small, inexpensive and have very low equivalent series resistance (ESR <20mΩ typ.). Tantalum capacitors, OS-CON capacitors, and aluminum electrolytic capacitors are not recommended for use with the LM27966 due to their high ESR, as compared to ceramic capacitors.

For most applications, ceramic capacitors with X7R or X5R temperature characteristic are preferred for use with the

LM27966. These capacitors have tight capacitance tolerance (as good as ±10%) and hold their value over temperature (X7R: ±15% over -55°C to 125°C; X5R: ±15% over -55°C to 85°C).


Capacitors with Y5V or Z5U temperature characteristic are generally not recommended for use with the LM27966. Capacitors with these temperature characteristics typically have wide capacitance tolerance (+80%, -20%) and vary significantly over temperature (Y5V: +22%, -82% over -30°C to +85°C range; Z5U: +22%, -56% over +10°C to +85°C range). Under some conditions, a nominal 1μF Y5V or Z5U capacitor could have a capacitance of only 0.1μF. Such detrimental deviation is likely to cause Y5V and Z5U capacitors to fail to meet the minimum capacitance requirements of the LM27966.

The minimum voltage rating acceptable for all capacitors is 6.3V. The recommended voltage rating for the input and output capacitors is 10V to account for DC bias capacitance losses.

### PCB LAYOUT CONSIDERATIONS

The LLP is a leadframe based Chip Scale Package (CSP) with very good thermal properties. This package has an exposed DAP (die attach pad) at the center of the package measuring 2.6mm x 2.5mm. The main advantage of this exposed DAP is to offer lower thermal resistance when it is soldered to the thermal land on the PCB. For PCB layout, National highly recommends a 1:1 ratio between the package and the PCB thermal land. To further enhance thermal conductivity, the PCB thermal land may include vias to a ground plane. For more detailed instructions on mounting LLP packages, please refer to National Semiconductor Application Note AN-1187.

## Physical Dimensions inches (millimeters) unless otherwise noted



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.  
 For the most current product information visit us at [www.national.com](http://www.national.com).

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### BANNED SUBSTANCE COMPLIANCE

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: [www.national.com/quality/green](http://www.national.com/quality/green).

Lead free products are RoHS compliant.



**National Semiconductor**  
**Americas Customer**  
**Support Center**  
 Email: [new.feedback@nsc.com](mailto:new.feedback@nsc.com)  
 Tel: 1-800-272-9959

[www.national.com](http://www.national.com)

**National Semiconductor**  
**Europe Customer Support Center**  
 Fax: +49 (0) 180-530 85 86  
 Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
 Deutsch Tel: +49 (0) 69 9508 6208  
 English Tel: +44 (0) 870 24 0 2171  
 Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor**  
**Asia Pacific Customer**  
**Support Center**  
 Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

**National Semiconductor**  
**Japan Customer Support Center**  
 Fax: 81-3-5639-7507  
 Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)  
 Tel: 81-3-5639-7560