Datasheet4U Logo Datasheet4U.com

AK491024S - 1048576 Word x 9 Bit CMOS Dynamic Random Access Memory

Description

The Accutek AK491024 high density memory module is a random access memory organized in 1 Meg x 9 bit words.

The assembly consists of nine standard 1 Meg x 1 DRAMs in plastic leaded chip carriers (SOJ) mounted on the front side of a printed circuit board.

Features

  • 1,048,576 x 9 bit organization.
  • Optional 30 Pad leadless SIM (Single In-Line Module) or 30 Pin leaded SIP (Single In-Line Package).
  • JEDEC standard pinout.
  • Common CAS and RAS control for the lower eight bits.
  • Separate PCAS control for D9 and Q9.
  • CAS-before-RAS refresh.
  • Power 3.465 Watt Max Active (80 nSEC) 2.97 Watt Max Active (100 nSEC) 2.475 Watt Max Active (120 nSEC) 49.5 mW Max Standby.
  • Operating free air temperature 00C to 700C.
  • Upward compatibl.

📥 Download Datasheet

Datasheet preview – AK491024S

Datasheet Details

Part number AK491024S
Manufacturer ACCUTEK
File Size 154.82 KB
Description 1048576 Word x 9 Bit CMOS Dynamic Random Access Memory
Datasheet download datasheet AK491024S Datasheet
Additional preview pages of the AK491024S datasheet.

📁 Similar Datasheet

  • AK4940 - 24-bit Mono CODEC (AKM)
  • AK4950 - 24bit Stereo CODEC (AKM)
  • AK4951 - 24bit Stereo CODEC (AKM)
  • AK4951A - 24bit Stereo CODEC (AKM)
  • AK4953A - 24bit Stereo CODEC (AKM)
  • AK4954A - 32bit Stereo CODEC (AKM)
  • AK4955 - 24bit Stereo CODEC (AKM)
  • AK4958 - 24bit Stereo CODEC (AKM)
  • AK4961 - Low-Power CODEC (AKM)
  • AK4962 - Low-Power CODEC (AKM)
Other Datasheets by ACCUTEK
  • AK491024G - 1048576 Word x 9 Bit CMOS Dynamic Random Access Memory

Full PDF Text Transcription

Click to expand full text
MICROCIRCUIT CORPORATION DESCRIPTION The Accutek AK491024 high density memory module is a random access memory organized in 1 Meg x 9 bit words. The assembly consists of nine standard 1 Meg x 1 DRAMs in plastic leaded chip carriers (SOJ) mounted on the front side of a printed circuit board. The module can be configured as a leadless 30 pad SIM or a leaded 30 pin SIP. This packaging approach provides a 6 to 1 density increase over standard DIP packaging. The operation of the AK491024 is identical to nine 1 Meg x 1 DRAMs. For the lower eight bits data input is tied to the data output and brought out separately for each device, with common RAS, CAS control. This common I/O feature dictates the use of early-write cycles to prevent contention of D and Q.
Published: |