CVSS Datasheet, AMI

CVSS is the resistive tie-down to the core VSS bus for all cell inputs. Equivalent Gates ................... 1.0 HDL Syntax Verilog .................... CVSS inst_name (Q); VHDL...................... inst_name: CVSS port map (Q); CVSS Q ® Core Logi.