Datasheet4U Logo Datasheet4U.com

ODTSXE04 - CMOS Gate Array

General Description

ODTSXExx is a family of 4 to 24 mA, non-inverting, TTL-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

📥 Download Datasheet

Datasheet Details

Part number ODTSXE04
Manufacturer AMI
File Size 25.87 KB
Description CMOS Gate Array
Datasheet download datasheet ODTSXE04 Datasheet

Full PDF Text Transcription for ODTSXE04 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for ODTSXE04. For precise diagrams, and layout, please refer to the original PDF.

2'76;([[ ® $0,+*  PLFURQ &026 *DWH $UUD Description ODTSXExx is a family of 4 to 24 mA, non-inverting, TTL-level, tristate output buffer pieces with active low enable...

View more extracted text
rting, TTL-level, tristate output buffer pieces with active low enables and controlled slew rate outputs. Logic Symbol Truth Table ODTSXExx EN A SL PADM EN A PADM LL L LH H HX Z HDL Syntax Verilog .................... ODTSXExx inst_name (PADM, A, EN); VHDL...................... inst_name: ODTSXExx port map (PADM, A, EN); Pin Loading Pin Name A (eq-load) EN (eq-load) PADM (pF) ODTSXE04 2.3 6.9 4.94 Power Characteristics Cell Output Drive (mA) ODTSXE04 4 ODTSXE08 8 ODTSXE12 12 ODTSXE16 16 ODTSXE24 24 a. See page 2-15 for power equation. ODTSXE08 2.3 6.9 4.94 Load ODTSXE12 2.3 6.9 4.94 ODTSXE16 2.3 6.9 4.