Datasheet4U Logo Datasheet4U.com

SLF011 - CMOS Gate Array

General Description

SLF01x is a family of static, master-slave, multiplexed scan latch, D flip-flops.

When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock.

When SCE is high it is a D latch that is transparent when C is low.

📥 Download Datasheet

Datasheet Details

Part number SLF011
Manufacturer AMI
File Size 55.24 KB
Description CMOS Gate Array
Datasheet download datasheet SLF011 Datasheet

Full PDF Text Transcription for SLF011 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for SLF011. For precise diagrams, and layout, please refer to the original PDF.

Core Logic 6/)[ ® $0,+*  PLFURQ &026 *DWH $UUD Description SLF01x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a...

View more extracted text
r-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low. RESET is asynchronous and active low. Logic Symbol SLF01x DQ C SD SE SCE R Truth Table RN C D SD SE SCE Q H↑HXL LH H↑LXL L L H ↑ XHH L H H↑XLHL L H L X X X L NC HLHX LHH HL LXLHL HL XHHHH HL X LHHL H H X X X H NC LXXXXXL NC = No Change HDL Syntax Verilog .................... SLF01x inst_name (Q, C, D, RN, SCE, SD, SE); VHDL...................... inst_name: SLF01x port map (Q, C, D, RN, SCE, SD, SE);