Core Logic 7'[ $0,+* PLFURQ &026 *DWH $UUD Description TD0x is a family of non-inverting time delays. Logic Symbol Truth Table TD0x Delay AQ LL HH HDL Syntax Verilog ......................