Datasheet4U Logo Datasheet4U.com

A48P4616B Datasheet 16M x 16 Bit DDR DRAM

Manufacturer: AMIC Technology

Overview: Document Title 16M X 16 Bit DDR DRAM Revision History Rev. No. History 1.0 Initial issue A48P4616B 16M X 16 Bit DDR DRAM Issue Date January 9, 2014 Remark Final (January, 2014, Version 1.0) AMIC Technology, Corp.

Datasheet Details

Part number A48P4616B
Manufacturer AMIC Technology
File Size 1.45 MB
Description 16M x 16 Bit DDR DRAM
Download A48P4616B Download (PDF)

General Description

The 256Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation.

The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins.

A single read or write access for the 256Mb DDR SDRAM effectively consists of a single 2nbit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Key Features

  • CAS Latency and Frequency CAS Latency 2 2.5 3 Maximum Operating Frequency (MHz) DDR400 (5) 133 166 200.
  • Double data rate architecture: two data transfers per clock cycle.
  • Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver.
  • DQS is edge-aligned with data for reads and is centeraligned with data for writes.
  • Differential clock inputs (CK and CK ).
  • Four internal banks for concurrent op.