AS81F641642C Datasheet PDF (1M x 16 Bit x 4 Banks SYNCHRONOUS DRAM)

AS81F641642C - 1M x 16 Bit x 4 Banks SYNCHRONOUS DRAM

Description

The AS81F641642C is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits.

Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on every clock cycle.

Features

JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency (2 & 3) - Burst Length (1, 2, 4, 8 & full page) - Burst Type (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock DQM for masking Auto & self refresh 15.6 µ s refresh interval 1M x 16 Bit x 4 Banks.

Datasheet Details

Part number	AS81F641642C
Manufacturer	ASMIC
File Size	1.02 MB
Description	1M x 16 Bit x 4 Banks SYNCHRONOUS DRAM
Datasheet	AS81F641642C Datasheet
Additional preview pages of the AS81F641642C datasheet.

📁 Similar Datasheet

AS8118 - Single Phase Instantaneous Energy Metering IC (austriamicrosystems AG)

AS8168 - Single Phase Average Energy Metering IC (austriamicrosystems AG)

AS8002 - Solar Photovoltaic Inverter Measurement IC (austriamicrosystems AG)

AS8002 - SMTO-8 CASCADABLE AMPLIFIER (TELEDYNE)

AS8201 - TTP/C-C1 Communications Controller (austriamicrosystems AG)

AS8202 - TTP/C-C2 Communication Controller (austriamicrosystems AG)

AS8202B - TTP-C2NF Communication Controller (ams)

AS8202NF - TTP-C2NF Communication Controller (austriamicrosystems AG)

AS8218 - Highly Integrated Single Phase 2 Current Energy Metering Integrated Circuits (austriamicrosystems AG)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com AS81F641642C ME MOR Y FEATURES JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency (2 & 3) - Burst Length (1, 2, 4, 8 & full page) - Burst Type (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock DQM for masking Auto & self refresh 15.6 µ s refresh interval 1M x 16 Bit x 4 Banks SYNCHRONOUS DYNAMIC RAM ORDERING INFORMATION 54 Pin TSOP (Type II) (400mil x 875mil ) PRODUCT NO. AS81F641642C-6 AS81F641642C-7 MAX FREQ.

Published: Jul 13, 2010 |