Datasheet4U Logo Datasheet4U.com

AT16245G - AT16245 Fast Logic Bi-Directional Transceiver

Description

Atmel’s new family of high speed CMOS transceivers offers the best of all worlds to the user requiring stability and ultra fast speeds.

Features

  • Fastest Propagation Speeds in the Industry TPD (F grade) = 2.5 ns, TPD (G grade) = 2.0 ns Maximum Derating for Capacitive Loads 1.5ns/100pF (F grade) and 1.1ns/100pF (G grade) Very Low Ground Bounce.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AT1601 USB High-Side Power Switches Aimtron Technology
AT1604 5-Bit Synchronous-Rectifier PWM Controller Aimtron Technology
AT1605 High-Side Power Switch IC Aimtron Technology
AT1675-0 GPS Antenna Aero Antenna
AT1675-00 GPS L1 & GLONASS Antenna Aero Antenna

Other Datasheets by Atmel (Microchip)

Part Number Description
AT16245F AT16245 Fast Logic Bi-Directional Transceiver
AT16244F AT16244 Fast Logic 16-Bit Buffer/Line Driver
AT16244G AT16244 Fast Logic 16-Bit Buffer/Line Driver
AT16373F AT16373 Fast Logic 16-Bit Transparent Latch
AT16373G AT16373 Fast Logic 16-Bit Transparent Latch

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
AT16245 Features • • • • • • • Fastest Propagation Speeds in the Industry TPD (F grade) = 2.5 ns, TPD (G grade) = 2.0 ns Maximum Derating for Capacitive Loads 1.5ns/100pF (F grade) and 1.1ns/100pF (G grade) Very Low Ground Bounce <0.6V @ VCC=5.00 V, Ta=25° C Excellent Noise Rejection Typical Output Skew ≤0.25ns Bus Hold Circuitry to Retain Last Active State During Tri-State™ Available in SSOP and TSSOP Packages Description Atmel’s new family of high speed CMOS transceivers offers the best of all worlds to the user requiring stability and ultra fast speeds. These transceivers, which can function as two 8-bit devices or one 16-bit device, are capable of improving processing efficiency as much as 6% by reducing the number of wait states required during memory access.
Published: |