AT17LV256
Key Features
- Supports both 3.3V and 5.0V Operating Voltage Applications
- In-System Programmable (ISP) via 2-wire Bus
- Simple Interface to SRAM FPGAs
- Cascadable Read-back to Support Additional Configurations or Higher-density Arrays
- Very Low-power CMOS EEPROM Process
- Programmable R
