Datasheet4U Logo Datasheet4U.com

AT40K05 - 5K - 50K Gates Coprocessor FPGA

Datasheet Summary

Description

The AT40K is a family of fully PCI-compliant, SRAM-based FPGAs with distributed 10ns programmable synchronous/asynchronous, dual-port/single-port SRAM, eight global clocks, Cache Logic ability (partially or fully reconfigurable without loss of data), automatic component generators, and range in size

📥 Download Datasheet

Datasheet preview – AT40K05

Datasheet Details

Part number AT40K05
Manufacturer ATMEL Corporation
File Size 773.53 KB
Description 5K - 50K Gates Coprocessor FPGA
Datasheet download datasheet AT40K05 Datasheet
Additional preview pages of the AT40K05 datasheet.

📁 Similar Datasheet

  • AT40K05AL - 5K - 50K Gates Coprocessor FPGA (ATMEL)
  • AT40K05LV - 5K - 50K Gates Coprocessor FPGA (ATMEL)
  • AT40K10AL - 5K - 50K Gates Coprocessor FPGA (ATMEL)
  • AT40K10LV - 5K - 50K Gates Coprocessor FPGA (ATMEL)
  • AT40K20AL - 5K - 50K Gates Coprocessor FPGA (ATMEL)
  • AT40K20LV - 5K - 50K Gates Coprocessor FPGA (ATMEL)
  • AT40K40AL - 5K - 50K Gates Coprocessor FPGA (ATMEL)
  • AT40K40LV - 5K - 50K Gates Coprocessor FPGA (ATMEL)
  • AT40206 - PC/AT Integrated Peripheral Controller (ATMEL)
  • AT403 - PHASE CONTROL THYRISTOR (Power Semiconductors)
Other Datasheets by ATMEL Corporation
  • AT40K10 - 5K - 50K Gates Coprocessor FPGA
  • AT40K20 - 5K - 50K Gates Coprocessor FPGA
  • AT40K40 - 5K - 50K Gates Coprocessor FPGA
  • AT40KAL - Military Reprogrammable FPGAs
  • AT40KEL040 - Rad Hard Reprogrammable FPGAs
  • AT40KFL040 - Rad Hard Reprogrammable FPGAs
  • AT40Kxx - 5K - 50K Gates Coprocessor FPGA
  • AT42QT1010 - One-channel Touch Sensor

Full PDF Text Transcription

Click to expand full text
AT40K05, AT40K10, AT40K20, AT40K40 5K – 50K Gates Coprocessor FPGA with FreeRAM™ Features DATASHEET  Ultra high performance  System speeds to 100MHz  Array multipliers > 50MHz  10ns flexible SRAM  Internal tri-state capability in each cell  FreeRAM™  Flexible, single/dual port, synchronous/asynchronous 10ns SRAM  2,048 – 18,432 bits of distributed SRAM independent of logic cells  128 – 384 PCI compliant I/Os  5V capability  Programmable output drive  Fast, flexible array access facilitates pin locking  Pin-compatible with XC4000 and XC5200 FPGAs  Eight global clocks  Fast, low skew clock distribution  Programmable rising/falling edge transitions  Distributed clock shutdown capability for low power management  Global reset/asynchronous reset options  4 additional dedic
Published: |