Datasheet4U Logo Datasheet4U.com

ATL25 - ASIC

Description

The ATL25 Series ASIC family is fabricated on a 0.25µ CMOS process with up to five levels of metal.

Features

  • Available in Gate Array or Embedded Array High-speed, 100 ps Gate Delay, 2-input NAND, FO = 2 (nominal) Up to 6.9 Million Used Gates and 976 Pins 0.25µ Geometry in up to Five-level Metal System-level Integration Technology www. datasheet4u. com.
  • Cores: ARM7TDMI™, ARM920T™, ARM946E-S™ and MIPS64™ 5Kf™ RISC Microprocessors; AVR ® RISC Microcontroller; OakDSPCore™, Teak™ and PalmDSPCore™ Digital Signal Processors; 10/100 Ethernet MAC, USB, 1394, 1284, CAN and Other Assorted Processor Periphe.

📥 Download Datasheet

Datasheet preview – ATL25

Datasheet Details

Part number ATL25
Manufacturer ATMEL Corporation
File Size 265.94 KB
Description ASIC
Datasheet download datasheet ATL25 Datasheet
Additional preview pages of the ATL25 datasheet.

📁 Similar Datasheet

  • ATL10-3 - Triode (Brown Boveri)
  • ATL120 - LED (Global Light)
  • ATL3A1632H12A - Mobile LPDDR3 SDRAM (Artmem)
  • ATL431 - 2.5-V Low Iq Adjustable Precision Shunt Regulator (Texas Instruments)
  • ATL431LI - High Bandwidth Low-Iq Programmable Shunt Regulator (Texas Instruments)
  • ATL431LI-Q1 - Programmable Shunt Regulator (Texas Instruments)
  • ATL432 - 2.5-V Low Iq Adjustable Precision Shunt Regulator (Texas Instruments)
  • ATL432LI - High Bandwidth Low-Iq Programmable Shunt Regulator (Texas Instruments)
  • ATL432LI-Q1 - Programmable Shunt Regulator (Texas Instruments)
  • ATL5-1 - Triode (Brown Boveri)
Other Datasheets by ATMEL Corporation
  • ATLV10 - Ultra Low Voltage Gate Arrays
  • ATLV15 - Ultra Low Voltage Gate Arrays
  • ATLV2 - Ultra Low Voltage Gate Arrays
  • ATLV20 - Ultra Low Voltage Gate Arrays
  • ATLV3 - Ultra Low Voltage Gate Arrays
  • ATLV35 - Ultra Low Voltage Gate Arrays
  • ATLV5 - Ultra Low Voltage Gate Arrays
  • ATLV7 - Ultra Low Voltage Gate Arrays

Full PDF Text Transcription

Click to expand full text
Features Available in Gate Array or Embedded Array High-speed, 100 ps Gate Delay, 2-input NAND, FO = 2 (nominal) Up to 6.9 Million Used Gates and 976 Pins 0.25µ Geometry in up to Five-level Metal System-level Integration Technology www.datasheet4u.
Published: |