Datasheet4U Logo Datasheet4U.com

PC7447 - (PC7447 / PC7457) PowerPC 7457 RISC Microprocessor

Description

This document is primarily concerned with the PowerPC™ PC7457; however, unless otherwise noted, all information here also applies to the PC7447.

The PC7457 and PC7447 are implementations of the PowerPC microprocessor family of reduced instruction set computer (RISC) microprocessors.

Features

  • 3000 Dhrystone 2.1 MIPS at 1.3 GHz Selectable Bus Clock (30 CPU Bus Dividers up to 28x) 13 Selectable Core-to-L3 Frequency Divisors Selectable MPx/60x Interface Voltage (1.8V, 2.5V) Selectable L3 Interface of 1.8V or 2.5V PD Typical 12.6W at 1 GHz at VDD = 1.3V; 8.3W at 1 GHz at VDD = 1.1V, Full Operating Conditions Nap, Doze an.

📥 Download Datasheet

Datasheet preview – PC7447

📁 Similar Datasheet

  • PC740 - 40 Amp Power Relay (Picker)
  • PC745 - 32-bit RISC Microprocessor (ATMEL)
  • PC74HC30 - 8-Input NAND Gate (NXP)
  • PC74HC32 - Quad 2-Input OR Gate (NXP)
  • PC74HC354 - 8-Input Multiplexer/Register (NXP)
  • PC74HC356 - 8-Input Multiplexer/Register (NXP)
  • PC74HC365 - HEX Buffer / Line Driver (NXP)
  • PC74HC366 - HEX Buffer / Line Driver (NXP)
  • PC74HC367 - HEX Buffer / Line Driver (NXP)
  • PC74HC368 - HEX Buffer / Line Driver (NXP)
Other Datasheets by ATMEL Corporation
  • PC7447A - PowerPC RISC microprocessor
  • PC7410 - PowerPC 7410 RISC Microprocessor
  • PC7457 - (PC7447 / PC7457) PowerPC 7457 RISC Microprocessor

Full PDF Text Transcription

Click to expand full text
Features • • • • • • • • • • • • • • • • • 3000 Dhrystone 2.1 MIPS at 1.3 GHz Selectable Bus Clock (30 CPU Bus Dividers up to 28x) 13 Selectable Core-to-L3 Frequency Divisors Selectable MPx/60x Interface Voltage (1.8V, 2.5V) Selectable L3 Interface of 1.8V or 2.5V PD Typical 12.6W at 1 GHz at VDD = 1.3V; 8.3W at 1 GHz at VDD = 1.1V, Full Operating Conditions Nap, Doze and Sleep Modes for Power Saving Superscalar (Four Instructions Fetched Per Clock Cycle) 4 GB Direct Addressing Range Virtual Memory: 4 Hexabytes (252) 64-bit Data and 32-bit Address Bus Interface Integrated L1: 32 KB Instruction and 32 KB Data Cache Integrated L2: 512 KB 11 Independent Execution Units and Three Register Files Write-back and Write-through Operations fINT Max = 1 GHz (1.
Published: |