AS7C164 sram equivalent, 5v 8k x 8 cmos sram.
Figure B or Figure C. Input pulse level: GND to 3.0V. See Figure A. Input rise and fall times: 2 ns. See Figure A. Input and output timing reference levels: 1.5V.
D out .
where fast data access, low power, and simple interfacing are desired.
65$0
Equal address access and cycle times (tAA,.
Image gallery
TAGS