Datasheet4U Logo Datasheet4U.com

AS8C403625 - 3.3V Synchronous SRAMs

General Description

TheAS8C403625/1825 are high-speed SRAMs organized as 128K x 36/256K x 18.

The AS8C403625/1825 SRAMs contain write, data, address and control registers.

There are no registers in the data output path (flow-through architecture).

Key Features

  •   AS8C403625 AS8C401825.

📥 Download Datasheet

Datasheet Details

Part number AS8C403625
Manufacturer Alliance Semiconductor
File Size 885.30 KB
Description 3.3V Synchronous SRAMs
Datasheet download datasheet AS8C403625 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AS8002 Solar Photovoltaic Inverter Measurement IC austriamicrosystems AG
AS8002 SMTO-8 CASCADABLE AMPLIFIER TELEDYNE
AS8118 Single Phase Instantaneous Energy Metering IC austriamicrosystems AG
AS8168 Single Phase Average Energy Metering IC austriamicrosystems AG
AS81F641642C 1M x 16 Bit x 4 Banks SYNCHRONOUS DRAM ASMIC

Other Datasheets by Alliance Semiconductor

Part Number Description
AS8C403600 3.3V Synchronous SRAMs
AS8C403601 3.3V Synchronous SRAMS
AS8C403601-QC166N 3.3V Synchronous SRAMS
AS8C401800 3.3V Synchronous SRAMs
AS8C401801 3.3V Synchronous SRAMS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
128K X 36, 256K X 18 3.3V Synchronous SRAMs 3.3V I/O, Flow-Through Outputs Burst Counter, Single Cycle Deselect Features ◆ ◆   AS8C403625 AS8C401825 Description TheAS8C403625/1825 are high-speed SRAMs organized as 128K x 36/256K x 18. The AS8C403625/1825 SRAMs contain write, data, address and control registers. There are no registers in the data output path (flow-through architecture). Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle. The burst mode feature offers the highest level of performance to the system designer, as the AS8C403625/1825 can provide four cycles of data for a single address presented to the SRAM.