Datasheet4U Logo Datasheet4U.com

AS8C801801 - 3.3V Synchronous ZBT SRAMs

Download the AS8C801801 datasheet PDF. This datasheet also covers the AS8C803601 variant, as both devices belong to the same 3.3v synchronous zbt srams family and are provided as variant models within a single manufacturer datasheet.

General Description

The AS8C803601/801801 SRAM utilize IDT's latest high-performance The AS8C803601/801801 are3.3V high-speed 9,437,184 bit CMOS process, andare packaged ina JEDEC Standard 14mm x 20mm 100(9 Megabit) synchronous SRAMS.

They are designed to eliminate dead bus pin thin plastic quad flatpack (TQFP) .

Key Features

  • Pin.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (AS8C803601-AllianceSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number AS8C801801
Manufacturer Alliance Semiconductor
File Size 1.56 MB
Description 3.3V Synchronous ZBT SRAMs
Datasheet download datasheet AS8C801801 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AS8002 Solar Photovoltaic Inverter Measurement IC austriamicrosystems AG
AS8002 SMTO-8 CASCADABLE AMPLIFIER TELEDYNE
AS8118 Single Phase Instantaneous Energy Metering IC austriamicrosystems AG
AS8168 Single Phase Average Energy Metering IC austriamicrosystems AG
AS81F641642C 1M x 16 Bit x 4 Banks SYNCHRONOUS DRAM ASMIC

Other Datasheets by Alliance Semiconductor

Part Number Description
AS8C801800 3.3V Synchronous SRAMs
AS8C803600 3.3V Synchronous SRAMs
AS8C803601 3.3V Synchronous ZBT SRAMs
AS8C161831 2.5V Synchronous SRAMs
AS8C163631 2.5V Synchronous SRAMs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs ZBT™ Feature 3.3V I/O, Burst Counter Pipelined Outputs ◆ AS8C803601 AS8C801801 Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write. 256K x 36, 512K x 18 memory configurations ◆ The AS8C803601/801801 contain data I/O, address and control signal Supports high performance system speed - 150MHz registers. Output enable is the only asynchronous signal and can be (3.8ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles used to disable the outputsat any given time.