Datasheet4U Logo Datasheet4U.com

AS91L1001 - JTAG Test Controller

Description

The AS91L1001 device provides an interface between the 60x bus on the Motorola MPC8260 processor and two totally independent IEEE1149.1 interfaces, namely, the primary and secondary ports.

Features

  • DataSheet4U. com Interprets between the Motorola MPC8260 Pinout and feature set compatible (complete processor and two IEEE1149.1 ports second source) with the Firecron JTS01 device Three distinct modes of operation: Slave mode, Available in a 100-pin LQFP or a 100-pin Master mode, and 3rd Party support mode FPBGA lead free package rd Supports a wide range of 3 Party tools DataShee Device Block Diagram Figure 1 - AS91L1001 JTAG Test Controller DataSheet4U. com Alliance Semiconductor 2575 Augus.

📥 Download Datasheet

Datasheet Details

Part number AS91L1001
Manufacturer Alliance Semiconductor
File Size 377.69 KB
Description JTAG Test Controller
Datasheet download datasheet AS91L1001 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AS9006-A Ultra-Small CO Driver Transformers Coilcraft
AS9015-A Ultra-Small CO Driver Transformers Coilcraft
AS9632 2-Vrms Cap-Less Line Driver A1semi
AS998 Current Mode Controllers Astec
AS9C25128M2036L 2.5V 256/128K X 36 Synchronous Dual-port SRAM Alliance Semiconductor Corporation

Other Datasheets by Alliance Semiconductor

Part Number Description
AS91L1006BU 6-Port JTAG Gateway
AS9F14G08SA-45BAN SLC Parallel NAND FLASH
AS9F14G08SA-45BIN SLC Parallel NAND FLASH
AS9F18G08SA-45BAN SLC Parallel NAND FLASH
AS9F18G08SA-45BIN SLC Parallel NAND FLASH

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com July 2004 AS91L1001 JTAG Test Controller Description The AS91L1001 device provides an interface between the 60x bus on the Motorola MPC8260 processor and two totally independent IEEE1149.1 interfaces, namely, the primary and secondary ports. It handles all the protocol for the 60x bus to write and read directly to registers within the device with no additional glue logic. The AS91L1001 has three distinct modes of rd operation, namely Slave mode, Master mode, and 3 Party Support mode. These different modes control how data will be transferred on the IEEE1149.1 buses. Slave mode: This is the default mode after the AS91L1001 has received a power-on reset. In this mode, there is a transparent connection between the primary and secondary JTAG ports.
Published: |