Datasheet Details
| Part number | EP1S40 |
|---|---|
| Manufacturer | Altera |
| File Size | 3.36 MB |
| Description | (EP1S10 - EP1S80) Stratix Device |
| Download | EP1S40 Download (PDF) |
|
|
|
Download the EP1S40 datasheet PDF. This datasheet also includes the EP1S80B956 variant, as both parts are published together in a single manufacturer document.
| Part number | EP1S40 |
|---|---|
| Manufacturer | Altera |
| File Size | 3.36 MB |
| Description | (EP1S10 - EP1S80) Stratix Device |
| Download | EP1S40 Download (PDF) |
|
|
|
on page 2–71.
Deleted the word preliminary from the “specification for the maximum time to relock is 100 µs” on page 2–88.
Added information about differential SSTL and HSTL outputs in “External Clock Outputs” on page 2–90.
Section I.
Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for Stratix devices.
They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power consumption, and ordering information for Stratix devices.
| Part Number | Description |
|---|---|
| EP1S10 | (EP1S10 - EP1S80) Stratix Device |
| EP1S20 | (EP1S10 - EP1S80) Stratix Device |
| EP1S25 | (EP1S10 - EP1S80) Stratix Device |
| EP1S30 | (EP1S10 - EP1S80) Stratix Device |
| EP1S60 | (EP1S10 - EP1S80) Stratix Device |
| EP1S80 | (EP1S10 - EP1S80) Stratix Device |
| EP1S80B956 | (EP1S10 - EP1S80) Stratix Device |
| EP1800 | 48-Macrocell EPLD |
| EP1810 | EPLD |
| EP1810EPLD | COMPLEX-EPLD 48-CELL 20NS PROP DELAY |