EP910I Datasheet Epld

Manufacturer: Altera

Overview: May 1999, ver. 5.

This datasheet includes multiple variants, all published together in a single manufacturer document.

Datasheet Details

The Altera ClassicTM device family offers a solution to high-speed, lowpower logic integration.

Fabricated on advanced CMOS technology, Classic devices also have a Turbo-only version, which is described in this data sheet.

Classic devices support 100% TTL emulation and can easily integrate multiple PAL- and GAL-type devices

Classic ® EPLD Family Data Sheet s Complete device family with logic densities of 300 to 900 usable gates (see Table 1) s Device erasure and reprogramming with non-volatile EPROM configuration elements s Fast pin-to-pin logic delays as low as 10 ns and counter frequencies as high as 100 MHz s 24 to 68 pins available in dual in-line package (DIP), plastic J-lead chip carrier (PLCC), pin-grid array (PGA), and small-outline integrated circuit (SOIC) packages s Programmable security bit for protec.

Part Number	Description	Other Manufacturers
EP9100	SMD 28 Pin 5 Tap TTL	PCA
EP9101	SMD 28 Pin 5 Tap TTL	PCA
EP9102	SMD 28 Pin 5 Tap TTL	PCA
EP9103	SMD 28 Pin 5 Tap TTL	PCA
EP9104	SMD 28 Pin 5 Tap TTL	PCA