Datasheet4U Logo Datasheet4U.com

EPM7032 - Programmable Logic

Datasheet Summary

Description

MAX 7000 Programmable Logic Device Family Data Sheet Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar

Features

  • f.
  • High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture.
  • 5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in MAX 7000S devices.
  • ISP circuitry compatible with IEEE Std. 1532.
  • Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S devices.
  • Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S devices with 128 or more mac.

📥 Download Datasheet

Datasheet preview – EPM7032

Datasheet Details

Part number EPM7032
Manufacturer Altera
File Size 1.13 MB
Description Programmable Logic
Datasheet download datasheet EPM7032 Datasheet
Additional preview pages of the EPM7032 datasheet.

📁 Similar Datasheet

  • EPM7032AE - Programmable Logic Device (Altera Corporation)
  • EPM7032B - (EPM7000B) Programmable Logic Device (Altera Corporation)
  • EPM7000B - (EPM7000B) Programmable Logic Device (Altera Corporation)
  • EPM7064AE - Programmable Logic Device (Altera Corporation)
  • EPM7064B - (EPM7000B) Programmable Logic Device (Altera Corporation)
  • EPM7128AE - Programmable Logic Device (Altera Corporation)
  • EPM7128B - (EPM7000B) Programmable Logic Device (Altera Corporation)
  • EPM7256AE - Programmable Logic Device (Altera Corporation)
  • EPM7256B - (EPM7000B) Programmable Logic Device (Altera Corporation)
  • EPM7512AE - Programmable Logic Device (Altera Corporation)
Other Datasheets by Altera

Full PDF Text Transcription

Click to expand full text
September 2005, ver. 6.7 ® MAX 7000 Programmable Logic Device Family Data Sheet Features... f ■ High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture ■ 5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in MAX 7000S devices – ISP circuitry compatible with IEEE Std. 1532 ■ Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S devices ■ Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S devices with 128 or more macrocells ■ Complete EPLD family with logic densities ranging from 600 to 5,000 usable gates (see Tables 1 and 2) ■ 5-ns pin-to-pin logic delays with up to 175.
Published: |