Datasheet4U Logo Datasheet4U.com

EPM7032B - (EPM7000B) Programmable Logic Device

Description

MAX 7000B devices are high-density, high-performance devices based on Altera’s second-generation MAX architecture.

Features

  • High-performance 2.5-V CMOS EEPROM-based programmable logic devices (PLDs) built on second-generation Multiple Array MatriX (MAX®) architecture (see Table 1).
  • Pin-compatible with the popular 5.0-V MAX 7000S and 3.3-V MAX 7000A device families.
  • High-density PLDs ranging from 600 to 10,000 usable gates.
  • 3.5-ns pin-to-pin logic delays with counter frequencies in excess of 303.0 MHz Advanced 2.5-V in-system programmability (ISP).
  • Programs through th.

📥 Download Datasheet

Datasheet Details

Part number EPM7032B
Manufacturer Altera Corporation
File Size 0.96 MB
Description (EPM7000B) Programmable Logic Device
Datasheet download datasheet EPM7032B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
EPM7032 Programmable Logic Altera
EPM7064 Programmable Logic Altera
EPM7096 Programmable Logic Altera
EPM7128E Programmable Logic Altera
EPM7128EPLD Programmable Logic Device Altera

Other Datasheets by Altera Corporation

Part Number Description
EPM7032AE Programmable Logic Device
EPM7000B (EPM7000B) Programmable Logic Device
EPM7064AE Programmable Logic Device
EPM7064B (EPM7000B) Programmable Logic Device
EPM7128AE Programmable Logic Device

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com MAX 7000B ® Programmable Logic Device Data Sheet September 2003, ver. 3.4 Features... ■ ■ High-performance 2.5-V CMOS EEPROM-based programmable logic devices (PLDs) built on second-generation Multiple Array MatriX (MAX®) architecture (see Table 1) – Pin-compatible with the popular 5.0-V MAX 7000S and 3.3-V MAX 7000A device families – High-density PLDs ranging from 600 to 10,000 usable gates – 3.5-ns pin-to-pin logic delays with counter frequencies in excess of 303.0 MHz Advanced 2.5-V in-system programmability (ISP) – Programs through the built-in IEEE Std. 1149.
Published: |