Datasheet4U Logo Datasheet4U.com

AD5313R - Dual 10-Bit nanoDAC

General Description

The AD5313R, a member of the nanoDAC® family, is a low power, dual, 10-bit buffered voltage output digital-to-analog converter (DAC).

The device includes a 2.5 V, 2 ppm/°C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2).

Key Features

  • Low drift 2.5 V reference: 2 ppm/°C typical Tiny package: 3 mm × 3 mm, 16-lead LFCSP Total unadjusted error (TUE): ±0.1% of FSR maximum Offset error: ±1.5 mV maximum Gain error: ±0.1% of FSR maximum High drive capability: 20 mA, 0.5 V from supply rails User selectable gain of 1 or 2 (GAIN pin) Reset to zero scale or midscale (RSTSEL pin) 1.8 V logic compatibility 50 MHz SPI with readback or daisy chain Low glitch: 0.5 nV-sec Low power: 3.3 mW at 3 V 2.7 V to 5.5 V power supply.
  • 40°C to +.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AD5300T 300V 5A Ultra Low VF Schottky AP Semiconductor
AD5354 Low Power 20bit AKM
AD500-9 Avalanche Photodiode Silicon Sensor
AD500-9 APD First Sensor
AD500-9-400M-TO5 APD Hybrid First Sensor

Other Datasheets by Analog Devices

Part Number Description
AD5313 +2.5 V to +5.5 V/ 230 uA/ Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs
AD5310 +2.7 V to +5.5 V/ 140 uA/ Rail-to-Rail Voltage Output 10-Bit DAC in a SOT-23
AD5310R 10-Bit nanoDAC
AD5311 Voltage-Output 8-/10-/12-Bit DACs
AD5311R 10-Bit nanoDAC

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Data Sheet Dual, 10-Bit nanoDAC with 2 ppm/°C Reference, SPI Interface AD5313R FEATURES Low drift 2.5 V reference: 2 ppm/°C typical Tiny package: 3 mm × 3 mm, 16-lead LFCSP Total unadjusted error (TUE): ±0.1% of FSR maximum Offset error: ±1.5 mV maximum Gain error: ±0.1% of FSR maximum High drive capability: 20 mA, 0.5 V from supply rails User selectable gain of 1 or 2 (GAIN pin) Reset to zero scale or midscale (RSTSEL pin) 1.8 V logic compatibility 50 MHz SPI with readback or daisy chain Low glitch: 0.5 nV-sec Low power: 3.3 mW at 3 V 2.7 V to 5.