Datasheet4U Logo Datasheet4U.com

AD6643 - Dual IF Receiver

General Description

The AD6643 is an 11-bit, 200 MSPS/250 MSPS, dual-channel intermediate frequency (IF) receiver specifically designed to support multi-antenna systems in telecommunication applications where high dynamic range performance, low power, and small size are desired.

Key Features

  • 11-bit, 250 MSPS output data rate per channel Performance with NSR enabled SNR: 74.5 dBFS in a 55 MHz band to 90 MHz at 250 MSPS SNR: 72.0 dBFS in a 82 MHz band to 90 MHz at 250 MSPS Performance with NSR disabled SNR: 66.2 dBFS up to 90 MHz at 250 MSPS SFDR: 85 dBc up to 185 MHz at 250 MSPS Total power consumption: 706 mW at 200 MSPS 1.8 V supply voltages LVDS (ANSI-644 levels) outputs Integer 1-to-8 input clock divider (625 MHz maximum input) Internal ADC voltage reference Flexible analog input.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AD6025GP Fan ADDA
AD60D60 60V 60A Ultra Low VF Schottky AP Semiconductor
AD620ARZ-REEL Low Cost Precision Instrument Amplifier tokmas
AD62384AF 8CH LOW INPUT ACTIVE DARLINGTON SINK DRIVER Toshiba Semiconductor
AD62384AP 8CH LOW INPUT ACTIVE DARLINGTON SINK DRIVER Toshiba Semiconductor

Other Datasheets by Analog Devices

Part Number Description
AD664 Monolithic 12-Bit Quad DAC
AD6640 12-Bit/ 65 MSPS IF Sampling A/D Converter
AD6641 250 MHz Bandwidth DPD Observation Receiver
AD6642 Dual IF Receiver
AD6644 40 MSPS/65 MSPS Analog-to-Digital Converter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Data Sheet FEATURES 11-bit, 250 MSPS output data rate per channel Performance with NSR enabled SNR: 74.5 dBFS in a 55 MHz band to 90 MHz at 250 MSPS SNR: 72.0 dBFS in a 82 MHz band to 90 MHz at 250 MSPS Performance with NSR disabled SNR: 66.2 dBFS up to 90 MHz at 250 MSPS SFDR: 85 dBc up to 185 MHz at 250 MSPS Total power consumption: 706 mW at 200 MSPS 1.8 V supply voltages LVDS (ANSI-644 levels) outputs Integer 1-to-8 input clock divider (625 MHz maximum input) Internal ADC voltage reference Flexible analog input range 1.4 V p-p to 2.0 V p-p (1.