Datasheet4U Logo Datasheet4U.com

AD9252 - 1.8V ADC

Description

The AD9252 is an octal, 14-bit, 50 MSPS ADC with an on-chip sample-a

Features

  • 8 analog-to-digital converters (ADCs) integrated into 1 package 93.5 mW ADC power per channel at 50 MSPS SNR = 73 dB (to Nyquist) ENOB = 12 bits SFDR = 84 dBc (to Nyquist) Excellent linearity DNL = ±0.4 LSB (typical); INL = ±1.5 LSB (typical) Serial LVDS (ANSI-644, default) Low power, reduced signal option (similar to IEEE 1596.3) Data and frame clock outputs 325 MHz, full-power analog bandwidth 2 V p-p input voltage range 1.8 V supply operation Serial port control Full-chip and individual-chann.

📥 Download Datasheet

Datasheet preview – AD9252

Datasheet Details

Part number AD9252
Manufacturer Analog Devices
File Size 1.78 MB
Description 1.8V ADC
Datasheet download datasheet AD9252 Datasheet
Additional preview pages of the AD9252 datasheet.

📁 Similar Datasheet

  • AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9700 - Video Dispaly D/A Converter (ETC)
Other Datasheets by Analog Devices
  • AD9250 - Dual Analog-to-Digital Converter
  • AD9251 - 1.8 V Dual Analog-to-Digital Converter
  • AD9253 - LVDS 1.8 V Analog-to-Digital Converter
  • AD9254 - 14-Bit Analog-to-Digital Converter
  • AD9254S - 1.8V ANALOG-TO-DIGITAL CONVERTER
  • AD9255 - 1.8 V Analog-to-Digital Converter
  • AD9257 - 1.8V ANALOG-TO-DIGITAL CONVERTER
  • AD9258 - 1.8V Dual Analog-to-Digital Converter

Full PDF Text Transcription

Click to expand full text
Data Sheet FEATURES 8 analog-to-digital converters (ADCs) integrated into 1 package 93.5 mW ADC power per channel at 50 MSPS SNR = 73 dB (to Nyquist) ENOB = 12 bits SFDR = 84 dBc (to Nyquist) Excellent linearity DNL = ±0.4 LSB (typical); INL = ±1.5 LSB (typical) Serial LVDS (ANSI-644, default) Low power, reduced signal option (similar to IEEE 1596.3) Data and frame clock outputs 325 MHz, full-power analog bandwidth 2 V p-p input voltage range 1.
Published: |