AD9510 - 1.2 GHz Clock Distribution IC

Description

The AD9510 provides a multi-output clock distribution function along with an on-chip phase-locked loop (PLL) core.

The design emphasizes low jitter and phase noise to maximize data converter performance.

Features

Low phase noise phase-locked loop core Reference input frequencies to 250 MHz Programmable dual modulus prescaler Programmable charge pump (CP) current Separate CP supply (VCPS) extends tuning range Two 1.6 GHz, differential clock inputs 8 programmable dividers, 1 to 32, all integers Phase select for output-to-output coarse delay adjust 4 independent 1.2 GHz LVPECL outputs Additive output jitter of 225 fs rms 4 independent 800 MHz low voltage differential signaling (LVDS) or 250 MHz complementar.

Analog Devices

📥 Download Datasheet

Datasheet Details

Part number	AD9510
Manufacturer	Analog Devices
File Size	0.99 MB
Description	1.2 GHz Clock Distribution IC
Datasheet	AD9510 Datasheet
Additional preview pages of the AD9510 datasheet.

📁 Similar Datasheet

AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
AD9700 - Video Dispaly D/A Converter (ETC)

Other Datasheets by Analog Devices

AD9511 - 1.2 GHz Clock Distribution IC
AD9512 - 1.2 GHz Clock Distribution
AD9513 - 800MHz Clock Distribution
AD9514 - 1.6 GHz Clock Distribution IC
AD9515 - 1.6 GHz Clock Distribution IC
AD9516-0 - 14-Output Clock Generator
AD9516-1 - 14-Output Clock Generator
AD9516-2 - 14-Output Clock Generator

Full PDF Text Transcription

Click to expand full text

Data Sheet 1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs AD9510 FEATURES Low phase noise phase-locked loop core Reference input frequencies to 250 MHz Programmable dual modulus prescaler Programmable charge pump (CP) current Separate CP supply (VCPS) extends tuning range Two 1.6 GHz, differential clock inputs 8 programmable dividers, 1 to 32, all integers Phase select for output-to-output coarse delay adjust 4 independent 1.

Published: Jan 24, 2006 |