AD9575 - Network Clock Generator

Product Overview

Analog Devices

Part number	AD9575
Manufacturer	Analog Devices
File Size	359.24 KB
Description	Network Clock Generator
Datasheet	AD9575 Datasheet
Additional preview pages of the AD9575 datasheet.

The AD9575 provides a highly integrated, dual output clock generator function including an on-chip PLL core that is optimized for network clocking.

Fully integrated VCO/PLL core 0.39 ps rms jitter from 12 kHz to 20 MHz at 156.25 MHz 0.15 ps rms jitter from 1.875 MHz to 20 MHz at 156.25 MHz 0.40 ps rms jitter from 12 kHz to 20 MHz at 106.25 MHz 0.15 ps rms jitter from 637 kHz to 10 MHz at 106.25 MHz Input crystal frequency of 19.44 MHz, 25 MHz, or 25.78125 MHz Pin selectable divide ratios for 33.33 MHz, 62.5 MHz, 100 MHz, 106.25 MHz, 125 MHz, 155.52 MHz, 156.25 MHz, 159.375 MHz, 161.13 MHz, and 312.5 MHz outputs LVDS/LVPECL/LVCMOS output for.

📁 Similar Datasheet

Other Datasheets by Analog Devices

Published: Feb 8, 2010 |