Datasheet4U Logo Datasheet4U.com

AD9656 - 1.8 V Analog-to-Digital Converter

Datasheet Summary

Description

The AD9656 is a quad, 16-bit, 125 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit designed for low cost, low power, small size, and ease of use.

Features

  • SNR = 79.9 dBFS at 16 MHz (VREF = 1.4 V) SNR = 78.1 dBFS at 64 MHz (VREF = 1.4 V) SFDR = 86 dBc to Nyquist (VREF = 1.4 V) JESD204B Subclass 1 coded serial digital outputs Flexible analog input range: 2.0 V p-p to 2.8 V p-p 1.8 V supply operation Low power: 197 mW per channel at 125 MSPS (two lanes) DNL = ±0.6 LSB (VREF = 1.4 V) INL = ±4.5 LSB (VREF = 1.4 V) 650 MHz analog input bandwidth, full power Serial port control Full chip and individual channel power-down modes Built-in and custom digital.

📥 Download Datasheet

Datasheet preview – AD9656

Datasheet Details

Part number AD9656
Manufacturer Analog Devices
File Size 0.98 MB
Description 1.8 V Analog-to-Digital Converter
Datasheet download datasheet AD9656 Datasheet
Additional preview pages of the AD9656 datasheet.
Other Datasheets by Analog Devices

Full PDF Text Transcription

Click to expand full text
Data Sheet FEATURES SNR = 79.9 dBFS at 16 MHz (VREF = 1.4 V) SNR = 78.1 dBFS at 64 MHz (VREF = 1.4 V) SFDR = 86 dBc to Nyquist (VREF = 1.4 V) JESD204B Subclass 1 coded serial digital outputs Flexible analog input range: 2.0 V p-p to 2.8 V p-p 1.8 V supply operation Low power: 197 mW per channel at 125 MSPS (two lanes) DNL = ±0.6 LSB (VREF = 1.4 V) INL = ±4.5 LSB (VREF = 1.4 V) 650 MHz analog input bandwidth, full power Serial port control Full chip and individual channel power-down modes Built-in and custom digital test pattern generation Multichip sync and clock divider Standby mode Quad, 16-Bit, 125 MSPS, JESD204B 1.
Published: |