Datasheet4U Logo Datasheet4U.com

AD9782 - 200MSPS / 500MSPS TxDAC

Description

The AD9782 is a 12-bit, high speed, CMOS DAC with 2×/4×/8× interpolation and signal processing

Features

  • 12-bit resolution, 200 MSPS input data rate Selectable 2×/4×/8× interpolation filters Selectable fDAC/2, fDAC/4, fDAC/8 modulation modes Single or dual-channel signal processing Selectable image rejection Hilbert transform Flexible calibration engine Direct IF transmission features Serial control interface Versatile clock and data interface SFDR 90 dBc @10 MHz WCDMA ACLR = 80 dBc @ 40 MHz IF DNL = ±0.75 LSB INL = ±1.5 LSB 3.3 V compatible digital Interface On-chip 1.2 V reference 80-lead thermal.

📥 Download Datasheet

Datasheet preview – AD9782

Datasheet Details

Part number AD9782
Manufacturer Analog Devices
File Size 1.65 MB
Description 200MSPS / 500MSPS TxDAC
Datasheet download datasheet AD9782 Datasheet
Additional preview pages of the AD9782 datasheet.

📁 Similar Datasheet

  • AD9700 - Video Dispaly D/A Converter (ETC)
  • AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
Other Datasheets by Analog Devices

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 12-Bit, 200 MSPS/500 MSPS TxDAC+® with 2×/4×/8× Interpolation and Signal Processing Preliminary Technical Data FEATURES 12-bit resolution, 200 MSPS input data rate Selectable 2×/4×/8× interpolation filters Selectable fDAC/2, fDAC/4, fDAC/8 modulation modes Single or dual-channel signal processing Selectable image rejection Hilbert transform Flexible calibration engine Direct IF transmission features Serial control interface Versatile clock and data interface SFDR 90 dBc @10 MHz WCDMA ACLR = 80 dBc @ 40 MHz IF DNL = ±0.75 LSB INL = ±1.5 LSB 3.3 V compatible digital Interface On-chip 1.
Published: |