Datasheet4U Logo Datasheet4U.com

ADRF6602 - 1000 MHz to 3100 MHz Rx Mixer

Description

The ADRF6602 is a high dynamic range active mixer with integrated phase-locked loop (PLL) and voltage controlled oscillator (VCO).

The PLL/synthesizer uses a fractional-N PLL to generate a fLO input to the mixer.

Features

  • Rx mixer with integrated fractional-N PLL RF input frequency range: 1000 MHz to 3100 MHz Internal LO frequency range: 1550 MHz to 2150 MHz Input P1dB: 14.8 dBm Input IP3: 30 dBm IIP3 optimization via external pin SSB noise figure IP3SET pin open: 13.8 dB IP3SET pin at 3.3 V: 15 dB Voltage conversion gain: 6.5 dB Matched 200 Ω IF output impedance IF 3 dB bandwidth: 500 MHz Programmable via 3-wire SPI interface 40-lead, 6 mm × 6 mm LFCSP.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ADR30L DISH AVALANCHE AUTOMOTIVE RECTIFIER MIC
ADR30M DISH AVALANCHE AUTOMOTIVE RECTIFIER MIC
ADR30Z DISH AVALANCHE AUTOMOTIVE RECTIFIER MIC
ADR3410 High Linearity 1 Watt Amplifier ANADIGICS
ADRS30L DISH AVALANCHE AUTOMOTIVE RECTIFIER MIC

Other Datasheets by Analog Devices

Part Number Description
ADRF6601 300 MHz to 2500 MHz Rx Mixer
ADRF6603 1100 MHz to 3200 MHz Rx Mixer
ADRF6604 1200 MHz to 3600 MHz Rx Mixer
ADRF6612 700 MHz to 3000 MHz Dual Passive Receive Mixer
ADRF6614 Dual Passive Receive Mixer

Full PDF Text Transcription

Click to expand full text
Data Sheet 1000 MHz to 3100 MHz Rx Mixer with Integrated Fractional-N PLL and VCO ADRF6602 FEATURES Rx mixer with integrated fractional-N PLL RF input frequency range: 1000 MHz to 3100 MHz Internal LO frequency range: 1550 MHz to 2150 MHz Input P1dB: 14.8 dBm Input IP3: 30 dBm IIP3 optimization via external pin SSB noise figure IP3SET pin open: 13.8 dB IP3SET pin at 3.3 V: 15 dB Voltage conversion gain: 6.5 dB Matched 200 Ω IF output impedance IF 3 dB bandwidth: 500 MHz Programmable via 3-wire SPI interface 40-lead, 6 mm × 6 mm LFCSP APPLICATIONS Cellular base stations GENERAL DESCRIPTION The ADRF6602 is a high dynamic range active mixer with integrated phase-locked loop (PLL) and voltage controlled oscillator (VCO).
Published: |