Datasheet4U Logo Datasheet4U.com

ADSP-2166 - DSP Microcomputers

Download the ADSP-2166 datasheet PDF. This datasheet also covers the ADSP-2101 variant, as both devices belong to the same dsp microcomputers family and are provided as variant models within a single manufacturer datasheet.

Description

The ADSP-216x Family processors are single-chip microcomputers␣ optimized␣ for␣ digital␣ signal␣ processing␣ (DSP) and other high speed numeric processing applications.

The ADSP-216x processors are all built upon a common core with ADSP-2100.

Features

  • 25 MIPS, 40 ns Maximum Instruction Rate (5 V) Separate On-Chip Buses for Program and Data Memory Program Memory Stores Both Instructions and Data (Three-Bus Performance) Dual Data Address Generators with Modulo and Bit-Reverse Addressing Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycle Loop Setup Double-Buffered Serial Ports with Companding Hardware, Automatic Data Buffering and Multichannel Operation Three Edge- or Level-Sensitive Interrupts Low Power IDLE Instruction PLCC.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ADSP-2101-AnalogDevices.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
ADS-1011 2.5us Sampling A/D Converter DATEL
ADS-112 Low-Power Sampling A/D Converters DATEL
ADS-117 Low-Power Sampling A/D Converters Datel
ADS-118 Low-Power Sampling A/D Converters DATEL
ADS-118A Low-Power Sampling A/D Converters DATEL

Other Datasheets by Analog Devices

Part Number Description
ADSP-2161 DSP Microcomputers
ADSP-2162 DSP Microcomputers
ADSP-2163 DSP Microcomputers
ADSP-2164 DSP Microcomputers
ADSP-2165 DSP Microcomputers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
a DSP Microcomputers with ROM ADSP-216x SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus and Dual Data Buses Independent Computation Units: ALU, Multiplier/ Accumulator and Shifter Single-Cycle Instruction Execution and Multifunction Instructions On-Chip Program Memory ROM and Data Memory RAM Integrated I/O Peripherals: Serial Ports, Timer FEATURES 25 MIPS, 40 ns Maximum Instruction Rate (5 V) Separate On-Chip Buses for Program and Data Memory Program Memory Stores Both Instructions and Data (Three-Bus Performance) Dual Data Address Generators with Modulo and Bit-Reverse Addressing Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycle Loop Setup Double-Buffered Serial Ports with Co
Published: |