Datasheet4U Logo Datasheet4U.com

ADSP-2172 - DSP Microcomputer

Download the ADSP-2172 datasheet PDF. This datasheet also covers the ADSP-2171 variant, as both devices belong to the same dsp microcomputer family and are provided as variant models within a single manufacturer datasheet.

Features

  • 30 ns Instruction Cycle Time (33 MIPS) from 16.67 MHz Crystal at 5.0 V 50 ns Instruction Cycle Time (20 MIPS) from 10 MHz Crystal at 3.3 V ADSP-2100 Family Code & Function Compatible with New Instruction Set Enhancements for Bit Manipulation Instructions, Multiplication Instructions, Biased Rounding, and Global Interrupt Masking Bus Grant Hang Logic 2K Words of On-Chip Program Memory RAM 2K Words of On-Chip Data Memory RAM 8K Words of On-Chip Program Memory ROM (ADSP-2172) 8- or 16-Bit Parallel.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ADSP-2171-AnalogDevices.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
ADS-1011 2.5us Sampling A/D Converter DATEL
ADS-112 Low-Power Sampling A/D Converters DATEL
ADS-117 Low-Power Sampling A/D Converters Datel
ADS-118 Low-Power Sampling A/D Converters DATEL
ADS-118A Low-Power Sampling A/D Converters DATEL

Other Datasheets by Analog Devices

Part Number Description
ADSP-2171 DSP Microcomputer
ADSP-2173 DSP Microcomputer
ADSP-2100A DSP Microcomputers
ADSP-2101 DSP Microcomputers
ADSP-21020 32/40-Bit IEEE Floating-Point DSP Microprocessor

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
a DSP Microcomputer ADSP-2171/ADSP-2172/ADSP-2173 FEATURES 30 ns Instruction Cycle Time (33 MIPS) from 16.67 MHz Crystal at 5.0 V 50 ns Instruction Cycle Time (20 MIPS) from 10 MHz Crystal at 3.3 V ADSP-2100 Family Code & Function Compatible with New Instruction Set Enhancements for Bit Manipulation Instructions, Multiplication Instructions, Biased Rounding, and Global Interrupt Masking Bus Grant Hang Logic 2K Words of On-Chip Program Memory RAM 2K Words of On-Chip Data Memory RAM 8K Words of On-Chip Program Memory ROM (ADSP-2172) 8- or 16-Bit Parallel Host Interface Port 300 mW Typical Power Dissipation at 5.0 V at 30 ns 70 mW Typical Power Dissipation at 3.3 V at 50 ns Powerdown Mode Featuring Less than 0.55 mW (ADSP2171/ADSP-2172) or 0.
Published: |