HMC988LP3E - PROGRAMMABLE CLOCK DIVIDER/DELAY

Product Overview

Analog Devices

Part number	HMC988LP3E
Manufacturer	Analog Devices
File Size	1.26 MB
Description	PROGRAMMABLE CLOCK DIVIDER/DELAY
Datasheet	HMC988LP3E Datasheet
Additional preview pages of the HMC988LP3E datasheet.

The HMC988LP3E is a an ultra low noise clock divider capable of dividing by 1/2/4/8/16/32.

DC - 4 GHz -170 dBc/Hz floor @ 100 MHz output -164 dBc/Hz floor @ 2 GHz output Integrated Jitter 35 fsRMS@ 100 MHz output 13 fsRMS(calculated) @ 2 GHz output Adjustable output phase with soft/hard reset sync Adjustable output delay in 60 steps of 20 ps Flexible Input Interface: LVPECL,LVDS,CML,CMOS Compatible AC or DC Coupling On - Chip Termination 50 Ω (100 Ω Differential) Output Driver (LVPECL): 800 mVpp LVPECL into 50 Ω Single-Ended (+3 dBm Fo) Up to 8 addressable dividers per SPI bus 3.3 V o.

📁 Similar Datasheet

Other Datasheets by Analog Devices

Published: Jun 29, 2020 |