Datasheet4U Logo Datasheet4U.com

LTC6952 Datasheet Ultralow Jitter / 4.5GHz PLL

Manufacturer: Analog Devices

Overview: LTC6952 Ultralow Jitter, 4.5GHz PLL with 11 Outputs and JESD204B/JESD204C.

General Description

The LTC®6952 is a high performance, ultralow jitter, JESD204B/C clock generation and distribution IC.

It includes a Phase Locked Loop (PLL) core, consisting of a reference divider, phase-frequency detector (PFD) with a phase-lock indicator, ultralow noise charge pump and integer feedback divider.

The LTC6952’s eleven outputs can be configured as up to five JESD204B/C subclass 1 device clock/SYSREF pairs plus one general purpose output, or simply eleven general purpose clock outputs for non-JESD204B/C applications.

Key Features

  • nn JESD204B/C, Subclass 1 SYSREF Signal Generation nn Low Noise Integer-N PLL nn Additive Output Jitter < 6fsRMS (Integration BW = 12kHz to 20MHz, f = 4.5GHz) nn Additive Output Jitter 65fsRMS (ADC SNR Method) nn EZSync™, ParallelSync™ Multichip Synchronization nn.
  • 229dBc/Hz Normalized In-Band Phase Noise Floor nn.
  • 281dBc/Hz Normalized In-Band 1/f Noise nn Eleven Independent, Low Noise Outputs with Programmable Coarse Digital and Fine Analog Delays nn Flexible Outputs Can Serve a.