900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






Avago Technologies

MGA-16116 Datasheet Preview

MGA-16116 Datasheet

Dual LNA

No Preview Available !

MGA-16116
Dual LNA for Balanced Application 450 – 1450 MHz
Data Sheet
Description
Avago Technologies’ MGA-16116 is an ultra low-noise
high linearity amplifier pair with built-in active bias and
shutdown features for balanced applications in the 900
MHz band. Shutdown functionality is achieved using a
single DC voltage input pin.High linearity is achieved
through the use of Avago Technologies’ proprietary GaAs
Enhancement-mode pHEMT process1. It is housed in a
miniature 4.0 x 4.0 x 0.85 mm 16-pin Quad Flat No-lead
(QFN). The compact footprint coupled with ultra low noise
and high linearity makes MGA-16116 an ideal choice for
basestation transmitters and receivers.
For applications > 1450 MHz, it is recommended to use
MGA-16216 1440-2350 MHz or MGA-16316 1950-4000
MHz. All 3 products share the same package and pin out
configuration.
Component Image
4.0 x 4.0 x 0.85 mm3 16-Lead QFN
AVAGO
16116
YYWW
XXXX
Note:
Package marking provides orientation and
identification
“16116 “ = Device Code
“YYWW” = Date Code identifies year and
work week of manufacturing
“XXXX” = Last 4 digit of assembly lot
number
Pin Configuration
Pin Use
Pin Use
1 RFIN1 10 GND
2 GND
11 GND
Pin 1 Pin 12
3 GND
12 RFOUT1
Pin 2 Pin 11
Pin 17
4 RFIN2 13 Not used
Pin 3 Pin 10
5 Bias_out2 14 Bias_in1
Pin 4 Pin 9
6 Vsd2
15 Vsd1
7 Bias_in2 16 Bias_out1
8 Not used 17 GND
VIEW FROM THE TOP
9 RFOUT2 – –
Features
Ultra Low Noise Figure
Variable Bias and Shutdown functionality
High IIP3: +19 dBm typ.
GaAs E-pHEMT Technology [1]
Small package size: 4.0 x 4.0 x 0.85 mm3
RoHS and MSL1 compliant.
Typical Performances
900 MHz @ 4.8 V, 60.9 mA (typ per amplifier)
Gain: 18.4 dB
NF: 0.27 dB [2]
IIP3: 19.1 dBm
P1dB: 21.2 dBm
Shutdown voltage Vsd range > 1.6 V
Total shutdown current (Vsd1, Vsd2 = 3 V): 1.84 mA
Applications
Basestation receivers and transmitters in balanced
configuration.
Ultra low-noise RF amplifiers.
Notes:
1. Enhancement mode technology employs positive Vgs, thereby
eliminating the need of negative gate voltage associated with
conventional depletion mode devices.
2. Measured at RFin pin of packaged part, other losses deembedded.
3. Good RF practice requires all unused pins to be grounded.
Attention: Observe precautions for
handling electrostatic sensitive devices.
ESD Machine Model = 60 V
ESD Human Body Model = 300 V
Refer to Avago Application Note A004R:
Electrostatic Discharge, Damage and Control.




Avago Technologies

MGA-16116 Datasheet Preview

MGA-16116 Datasheet

Dual LNA

No Preview Available !

Absolute Maximum Rating [1] TA = 25° C
Symbol Parameter
Vdd Drain Voltage, RF output to ground
Idd Drain Current
Vsd Shutdown Voltage
Pin CW RF Input Power with LNA On
Pin CW RF Input Power with LNA Off
Pd Power Dissipation
Tj Junction Temperature
Tstg Storage Temperature
Units
V
mA
V
dBm
dBm
mW
C
C
Absolute Maximum
5.5
100
5.5
27
27
550
150
-65 to 150
Thermal Resistance [3]
(Vd = 4.8 V, Idd = 53 mA, Tc =100C)
jc = 58.6°C/W
Notes:
1. Operation of this device is excess of any
of these limits may cause permanent
damage.
2. Source lead temperature is 25° C. Derate
17 mW/°C for Tc > 118° C.
3. Thermal resistance measured using 150° C
Infra-Red Microscopy Technique.
Electrical Specifications
TA = 25° C, Vdd1 = Vdd2 = 4.8 V, Vsd1 = Vsd2 = 0 V at Rbias = 1.5 kohm, RF performance at 900 MHz, CW operation unless
otherwise stated.
Symbol
Parameter and Test Condition
Vdd Supply Voltage
Idd Total Supply Current per amplifier (Idq+Ibias)
Gain Gain
NF [1]
Noise Figure
OP1dB
Output Power at 1dB Gain Compression
IIP3 [2]
Input Third Order Intercept Point
S11 Input Return Loss, 50 source
S22 Output Return Loss, 50 load
S12 Reverse Isolation
S31 Isolation between RFin1 and RFin2
Vsd1,2 [3] Maximum shutdown voltage required to turn ON LNA
Vsd1,2 [3] Minimum shutdown voltage required to turn OFF LNA
Idq [4]
Current at Vdd with Vsd = 0 V
Current at Vdd with Vsd = 3 V
Isd [4]
Current at Vsd with Vsd = 0 V
Current at Vsd with Vsd = 3 V
Ibias [4]
Current at Vbias with Vsd = 0 V
Current at Vbias with Vsd = 3 V
Notes:
1. Noise figure at the DUT RF Input pin, board losses are deembedded.
2. IIP3 test condition: FRF1-FRF2 = 1 MHz with input power of -20 dBm per tone.
3. Vsd1 and Vsd2 are active LOW.
4. Refer to Figure 6 for more details.
Units
V
mA
dB
dB
dBm
dBm
dB
dB
dB
dB
V
V
mA
mA
A
A
mA
mA
Min.
48
17.2
17
Typ.
4.8
60.9
18.4
0.27
21.2
19.1
-10.9
-17.5
-22.4
-36.8
0.5
1.6
58.6
0.01
4
220
2.3
1.61
Max.
72
19.4
0.45
2


Part Number MGA-16116
Description Dual LNA
Maker Avago Technologies
PDF Download

MGA-16116 Datasheet PDF






Similar Datasheet

1 MGA-16116 Dual LNA
Avago Technologies





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy