Datasheet4U Logo Datasheet4U.com

ADS5240 - 40MSPS ADC

Download the ADS5240 datasheet PDF (ADS5240_Burr included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for 40msps adc.

Description

The ADS5240 is a high-performance, 4-channel, 40MSPS analog-to-digital converter (ADC).

Internal references are provided, simplifying system design requirements.

Low power consumption allows for the highest of system integration densities.

Features

  • Maximum Sample Rate: 40MSPS 12-Bit Resolution No Missing Codes Power Dissipation: 607mW CMOS Technology Simultaneous Sample-and-Hold 70.5dBFS SNR at 10MHz IF Internal and External References 3.3V Digital/Analog Supply Serialized LVDS Outputs Integrated Frame and Bit Patterns MSB and LSB First Modes Option to.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ADS5240_Burr-BrownCorporation.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

  • ADS5240 - Analog-to-Digital Converters (Texas Instruments)
  • ADS5231 - Analog-to-Digital Converter (Burr-Brown)
  • ADS5232 - Analog-to-Digital Converter (Burr-Brown)
  • ADS5237 - Analog-to-Digital Converter (Burr-Brown)
  • ADS5263 - 100-MSPS High-SNR ADC (Texas Instruments)
  • ADS5270 - Analog-to-Digital Converters (Texas Instruments)
  • ADS5271 - Analog-to-Digital Converters (Texas Instruments)
  • ADS5272 - Analog-to-Digital Converters (Texas Instruments)
  • ADS5273 - Analog-to-Digital Converters (Texas Instruments)
  • ADS5277 - Analog-to-Digital Converters (Texas Instruments)
Other Datasheets by Burr-Brown Corporation

Full PDF Text Transcription

Click to expand full text
BurrĆBrown Products from Texas Instruments ADS5240 ¨ SBAS326C – JUNE 2004 – REVISED DECEMBER 2004 4-Channel, 12-Bit, 40MSPS ADC with Serial LVDS Interface FEATURES • • • • • • • • • • • • • • • • • • • Maximum Sample Rate: 40MSPS 12-Bit Resolution No Missing Codes Power Dissipation: 607mW CMOS Technology Simultaneous Sample-and-Hold 70.5dBFS SNR at 10MHz IF Internal and External References 3.3V Digital/Analog Supply Serialized LVDS Outputs Integrated Frame and Bit Patterns MSB and LSB First Modes Option to Double LVDS Clock Output Currents Pin- and Format-Compatible Family HTQFP-64 PowerPAD™ Package An integrated phase lock loop multiplies the incoming ADC sampling clock by a factor of 12. This 12x clock is used in the process of serializing the data output from each channel.
Published: |