CY2304 buffer equivalent, 3.3v zero delay buffer.
* Zero input-output propagation delay, adjustable by capacitive load on FBK input
* Multiple configurations
* Multiple low-skew outputs
* 10 MHz to 133 MH.
The part has an on-chip phase-locked loop (PLL) that locks to an input clock presented on the REF pin. The PLL feedback.
Image gallery
Download