Datasheet4U Logo Datasheet4U.com

CY2412 - MPEG Clock Generator

Features

  • Benefits.
  • Integrated phase-locked loop (PLL).
  • Low-jitter, high-accuracy outputs.
  • VCXO with analog adjust.
  • 3.3V operation.
  • 8-pin SOIC package.
  • Highest-performance PLL tailored for multimedia.

📥 Download Datasheet

Datasheet preview – CY2412

📁 Similar Datasheet

  • CY2410 - MPEG Clock Generator (Cypress Semiconductor)
  • CY24119 - MediaClock 27-MHz VCXO Clock Generator (Cypress Semiconductor)
  • CY24130 - HOTLink II SMPTE Receiver Training Clock (Cypress Semiconductor)
  • CY24133 - MediaClock Digital TV Clock Generator (Cypress Semiconductor)
  • CY24141-3 - MediaClock Graphics Clock Generator (Cypress Semiconductor)
  • CY24142 - MediaClock Multimedia Clock Generator (Cypress Semiconductor)
  • CY241V08A-01 - MPEG Clock Generator (Cypress Semiconductor)
  • CY241V08A-02 - MPEG Clock Generator (Cypress Semiconductor)
  • CY241V08A-04 - MPEG Clock Generator (Cypress Semiconductor)
  • CY241V08A-05 - (CY241V08A-05/-06) MPEG Clock Generator (Cypress Semiconductor)
Other Datasheets by Cypress
  • CY24293 - Two Outputs PCI-Express Clock Generator
  • CY24488 - Quad-PLL Clock Generator
  • CY22392 - Automotive Flash Programmable Clock Generator
  • CY2304 - 3.3V Zero Delay Buffer
  • CY2304NZ - Four Output PCI-X and General Purpose Buffer
  • CY2305 - Low Cost 3.3 V Zero Delay Buffer
  • CY2308 - 3.3V Zero Delay Buffer
  • CY2309 - Low Cost 3.3 V Zero Delay Buffer

Full PDF Text Transcription

Click to expand full text
CY2412 MPEG Clock Generator with VCXO Features Benefits ■ Integrated phase-locked loop (PLL) ■ Low-jitter, high-accuracy outputs ■ VCXO with analog adjust ■ 3.3V operation ■ 8-pin SOIC package ■ Highest-performance PLL tailored for multimedia applications ■ Meets critical timing requirements in complex system designs ■ Large ± 150-ppm range, better linearity ■ Enables application compatibility Part Number CY2412-1 CY2412-3 Outputs 3 3 Input Frequency Range 13.5-MHz pullable crystal input per Cypress specification 13.5-MHz pullable crystal input per Cypress specification Output Frequencies VCXO Profile Two 27 MHz outputs, one 54 MHz (3.3V) Linear 27 MHz, 13.5 MHz, 54 MHz (3.3V) Linear Logic Block Diagram 13.
Published: |