Datasheet4U Logo Datasheet4U.com

CY25823 - CK-SSCD Spread Spectrum Differential Clock Specification

Description

For a complete list of related documentation, click here.

Freq.

Features

  • 3.3 V operation.
  • 96 MHz and 100 MHz frequency support.
  • Selectable slew rate control.
  • 200 ps jitter.
  • I2C programmability Logic Block Diagram.
  • 250 A power-down current.
  • Lexmark Spread Spectrum for best electromagnetic interference (EMI) reduction.
  • 16-pin TSSOP package Functional.

📥 Download Datasheet

📁 Similar Datasheet

  • CY25822-2 - CK-SSC Spread Spectrum Clock Generator (Cypress Semiconductor)
  • CY25811 - Spread Spectrum Clock Generator (Cypress Semiconductor)
  • CY25812 - Spread Spectrum Clock Generator (Cypress Semiconductor)
  • CY25814 - Spread Spectrum Clock Generator (Cypress Semiconductor)
  • CY25818 - Spread Spectrum Clock Generator (Cypress Semiconductor)
  • CY25819 - Spread Spectrum Clock Generator (Cypress Semiconductor)
  • CY25000 - Programmable Spread Spectrum Clock Generator (Cypress Semiconductor)
  • CY2509 - (CY2509 / CY2510) Ten/Eleven Output Zero Delay Buffer (Cypress Semiconductor)
  • CY2510 - (CY2509 / CY2510) Ten/Eleven Output Zero Delay Buffer (Cypress Semiconductor)
  • CY25100 - Field and Factory Programmable Spread Spectrum Clock Generator (Cypress Semiconductor)
Other Datasheets by Cypress
  • CY25200 - Programmable Spread Spectrum Clock Generator
  • CY25402 - Two-PLL Programmable Clock Generator
  • CY25403 - Three-PLL Programmable Clock Generator
  • CY25422 - Two-PLL Programmable Clock Generator
  • CY25423 - Three-PLL Programmable Clock Generator
  • CY2545 - Quad-PLL Programmable Spread Spectrum Clock Generator
  • CY22392 - Automotive Flash Programmable Clock Generator
  • CY2304 - 3.3V Zero Delay Buffer

Full PDF Text Transcription

Click to expand full text
CY25823 CK-SSCD Spread Spectrum Differential Clock Specification CK-SSCD Spread Spectrum Differential Clock Specification Features ■ 3.3 V operation ■ 96 MHz and 100 MHz frequency support ■ Selectable slew rate control ■ 200 ps jitter ■ I2C programmability Logic Block Diagram ■ 250 A power-down current ■ Lexmark Spread Spectrum for best electromagnetic interference (EMI) reduction ■ 16-pin TSSOP package Functional Description For a complete list of related documentation, click here. VDD VDDA Clock Input REFOUT Freq. Divider Phase Detector Charge Pump VCO Post Dividers M CLKOUT (SSCG Output) CLKOUT# SDATA SCLK PWRDWN Logic Control Feedback Divider N Modulating Waveform PLL VSS VSSA Cypress Semiconductor Corporation • 198 Champion Court Document Number: 38-07579 Rev.
Published: |