CY241V08A-41 generator equivalent, mpeg clock generator.
*
*
*
* Integrated phase-locked loop (PLL) Low-jitter, high-accuracy outputs VCXO with analog adjust 3.3V operation
Benefits
* Highest-performance PL.
* Meets critical timing requirements in complex system designs
* Application compatibility for a wide variety of.
Name XIN VDD VCXO VSS XBUF/27 MHz 83.33 MHz REF XOUT Pin Number 1 2 3 4 5 6 7 8 Reference crystal input. Voltage supply. Input analog control for VCXO. Ground. 27-MHz buffered crystal output. 83.33-MHz clock output. 54-MHz reference input. Reference.
Image gallery