CY3125 Datasheet PDF (CPLD Development Tool for Unix) | Download Cypress Semiconductor CY3125

CY3125 - CPLD Development Tool for Unix

Description

: Behavioral VHDL and Verilog (IFTHENELSE; CASE) Boolean Structural Verilog and VHDL DESIGN ENTRY Integers IEEE Standard 1364 Verilog synthesis supports: Reduction and conditional operators Designs can include multiple entry me

Features

h S a at . D w w w.
VHDL (IEEE 1076 and 1164) and Verilog (IEEE 1364) high-level language compilers with the following features:.
Designs are portable across multiple devices and/or EDA environments.
Facilitates the use of industry-standard simulation and synthesis tools for board and system-level design.
Support for functions and libraries facilitating modular design methodology.
IEEE Standard 1076 and 1164 VHDL synthesis supports:.
Enumerate.

Datasheet Details

Part number	CY3125
Manufacturer	Cypress (now Infineon)
File Size	112.14 KB
Description	CPLD Development Tool for Unix
Datasheet	CY3125 Datasheet
Additional preview pages of the CY3125 datasheet.

📁 Similar Datasheet

CY3APS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)

CY3APSMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)

CY3AS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)

CY3ASMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)

CY3DMS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)

CY3DMSMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)

CY3JMS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)

CY3JMSMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)

CY3JNS - Quartz Crystal Low Profile HC49S Leaded Crystal (Crystek Corporation)

CY3JNSMD - Quartz Crystal Surface Mount HC49S SMD Crystal (Crystek Corporation)

Full PDF Text Transcription

Click to expand full text

5 m o CY3125 .c U ® 4 t Warp CPLD Development Tool for UNIX e e Features h S a at .D w w w • VHDL (IEEE 1076 and 1164) and Verilog (IEEE 1364) high-level language compilers with the following features: — Designs are portable across multiple devices and/or EDA environments — Facilitates the use of industry-standard simulation and synthesis tools for board and system-level design — Support for functions and libraries facilitating modular design methodology • IEEE Standard 1076 and 1164 VHDL synthesis supports: — Enumerated types — Operator overloading — For... Generate statements — Blocking and non-blocking procedural assignments — While loops — Integers • Several design entry methods support high-level and low-level design descriptions: — Behavioral VHDL and Verilog (IF...THEN...

Published: Jan 4, 2006 |