Datasheet4U Logo Datasheet4U.com

CY7C12411KV18 Datasheet 36-Mbit QDR II SRAM 4-Word Burst Architecture

Manufacturer: Cypress (now Infineon)

Overview: 36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.

General Description

The CY7C12411KV18, CY7C12561KV18, CY7C12431KV18, and CY7C12451KV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR II+ architecture.

Similar to QDR II architecture, QDR II+ architecture consists of two separate ports: the read port and the write port to access the memory array.

The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations.

Key Features

  • Functional.