Datasheet Details
| Part number | CY7C1386D |
|---|---|
| Manufacturer | Cypress (now Infineon) |
| File Size | 1.96 MB |
| Description | 18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM |
| Download | CY7C1386D Download (PDF) |
|
|
|
| Part number | CY7C1386D |
|---|---|
| Manufacturer | Cypress (now Infineon) |
| File Size | 1.96 MB |
| Description | 18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM |
| Download | CY7C1386D Download (PDF) |
|
|
|
The CY7C1386D/CY7C1387D SRAM integrates 512K × 36/1M × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.
All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK).
The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE1), depth expansion chip enables (CE2 and CE3), burst control inputs (ADSC, ADSP, and ADV), write enables (BWX, and BWE), and global write (GW).
Not Recommended for New Design CY7C1386D CY7C1387D 18-Mbit (512K × 36/1M × 18) Pipelined DCD Sync SRAM 18-Mbit (512K × 36/1M × 18) Pipelined DCD Sync.
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
![]() |
CY7C1386S | 18-Mbit (512 K x 36) Pipelined DCD Sync SRAM | Cypress |
| Part Number | Description |
|---|---|
| CY7C1386B | (CY7C1386B / CY7C1387B) 512K x 36/1M x 18 Pipelined DCD SRAM |
| CY7C1386C | (CY7C1386C / CY7C1387C) 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM |
| CY7C1386KV33 | 18-Mbit Pipelined DCD Sync SRAM |
| CY7C138 | 4K x 8/9 Dual-Port Static RAM |
| CY7C1380BV25 | 512K x 36 / 1 Mb x 18 Pipelined SRAM |
| CY7C1380C | 18-Mb (512K x 36/1M x 18) Pipelined SRAM |
| CY7C1380CV25 | (CY7C1380CV25 / CY7C1382CV25) 512K x 36/1M x 18 Pipelined SRAM |
| CY7C1380D | 18-Mbit Pipelined SRAM |
| CY7C1380DV33 | 18-Mbit Pipelined SRAM |
| CY7C1380F | 18-Mbit Pipelined SRAM |