Datasheet4U Logo Datasheet4U.com

CY7C2268KV18 - 36-Mbit DDR II+ SRAM Two-Word Burst Architecture

Features

  • 36-Mbit density (2 M × 18, 1 M × 36).
  • 550 MHz clock for high bandwidth.
  • Two-word burst for reducing address bus frequency.
  • Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz.
  • Available in 2.5 clock cycle latency.
  • Two input clocks (K and K) for precise DDR timing.
  • SRAM uses rising edges only.
  • Echo clocks (CQ and CQ) simplify data capture in high speed systems.
  • Data valid pin (QVLD) to indicate valid data on the output.
  • On.

📥 Download Datasheet

📁 Similar Datasheet

  • CY7C225 - 512 x 8 Registered PROM (Cypress)
  • CY7C277 - 32K x 8 Reprogrammable Registered PROM (Cypress)
  • CY7C008 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C008V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C009 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C009V - 128K x 8 Dual-Port Static RAM (Cypress)
  • CY7C018 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C018V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C019 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C019V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C2262XV18 - 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
  • CY7C2263KV18 - 36-Mbit QDR II+ SRAM Four-Word Burst Architecture
  • CY7C2263XV18 - 36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
  • CY7C2264XV18 - 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
  • CY7C2265KV18 - 36-Mbit QDR II+ SRAM Four-Word Burst Architecture
  • CY7C2265XV18 - 36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
  • CY7C2245KV18 - 36-Mbit QDR II+ SRAM Four-Word Burst Architecture
  • CY7C225A - 512 x 8 Registered PROM

Full PDF Text Transcription

Click to expand full text
CY7C2268KV18/CY7C2270KV18 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features ■ 36-Mbit density (2 M × 18, 1 M × 36) ■ 550 MHz clock for high bandwidth ■ Two-word burst for reducing address bus frequency ■ Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz ■ Available in 2.
Published: |