CY7C9536B - OC-48/STM-16 Framer

Cypress Semiconductor

Datasheet Details

Part number	CY7C9536B
Manufacturer	Cypress Semiconductor
File Size	835.00 KB
Description	OC-48/STM-16 Framer
Datasheet	CY7C9536B_CypressSemiconductor.pdf

Including Multiplex Structure, Rates and Formats.” ANSI T1.105-1995. Payload Mappings.” ANSI T1.105.02 1998.

OC-48/STS-48/STM-16, OC-12/STS-12/STM-4, OC-3/STS3/STM-1 rates, concatenated and non-concatenated.
Complies with ITU-Standards G.707/Y.1322 and G.783[1,2] www. DataSheet4U. com.
PPP control packets optionally sent to host CPU interface.
MAC/layer 3 address look up and tagging.
Programmable A1A2 processing bypass in Rx direction with frame sync input.
Complete section overhead (SOH), line overhead (LOH), and path overhead (POH) processing.

📁 CY7C9536B Similar Datasheet

Other Datasheets by Cypress Semiconductor

Published: Aug 8, 2008 |