Datasheet4U Logo Datasheet4U.com

W199 - Spread Spectrum FTG for VIA Apollo Pro-133

General Description

Free-running CPU Clock: Output voltage swing is controlled by the voltage applied to VDDQ2.

See Tables 2 and 6 for detailed frequency information.

CPU Clock Output 1: This CPU clock output is controlled by the CLK_STOP# control pin.

Key Features

  • Maximized EMI suppression using Cypress’s Spread Spectrum Technology.
  • Single-chip system frequency synthesizer for VIA Apollo Pro-133.
  • Two copies of CPU output.
  • Six copies of PCI output.
  • One 48-MHz output for USB.
  • One 24-MHz output for SIO.
  • Two buffered reference outputs.
  • One IOAPIC output.
  • 13 SDRAM outputs provide support for 3 DIMMs.
  • Supports frequencies up to 150 MHz.
  • I2C™ interface for program.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
W191 Skew Controlled SDRAM Buffer SpectraLinear
W1934S Color Monitor LG
W1942S LCD User Guide LG
W196 Spread Spectrum FTG SpectraLinear
W1975MC650 Rectifier Diode IXYS

Other Datasheets by Cypress (now Infineon)

Part Number Description
W194 Frequency Multiplier and Zero Delay Buffer
W195B Frequency Generator for Integrated Core Logic
W196 Spread Spectrum FTG for 440BX and VIA Apollo Pro-133

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PRELIMINARY W199 Spread Spectrum FTG for VIA Apollo Pro-133 Features • Maximized EMI suppression using Cypress’s Spread Spectrum Technology • Single-chip system frequency synthesizer for VIA Apollo Pro-133 • Two copies of CPU output • Six copies of PCI output • One 48-MHz output for USB • One 24-MHz output for SIO • Two buffered reference outputs • One IOAPIC output • 13 SDRAM outputs provide support for 3 DIMMs • Supports frequencies up to 150 MHz • I2C™ interface for programming • Power management control inputs • Available in 48-pin SSOP Table 1. Mode Input Table Mode 0 1 Table 2. Pin Selectable Frequency Input Address FS3 1 1 1 1 1 1 1 1 0 CPU Cycle-to-Cycle Jitter: ......................................... 250 ps CPU to CPU Output Skew: ........................................