3D7444 - MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE

Datasheet Summary

Description

The 3D7444 device is a small, versatile, quad 4-bit programmable monolithic delay line.

Delay values, programmed via the serial interface, can be independently varied over 15 equal steps.

The step size (in ns) is determined by the device dash number.

Features

Four indep’t programmable lines on a single chip All-silicon CMOS technology Low quiescent current (1mA typical) Leading- and trailing-edge accuracy Vapor phase, IR and wave solderable Auto-insertable (DIP pkg. ) Increment range: 1.5ns through 25ns Delay tolerance: 1ns or 2% (See Table 1) Temperature stability: ±2% typical (0C-70C) Vdd stability: ±1% typical Minimum input pulse width: 10%.

Data Delay Devices

📥 Download Datasheet

Datasheet Details

Part number	3D7444
Manufacturer	Data Delay Devices
File Size	342.93 KB
Description	MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE
Datasheet	3D7444 Datasheet
Additional preview pages of the 3D7444 datasheet.

📁 Similar Datasheet

3D7501 - MONOLITHIC MANCHESTER ENCODER (ETC)
3D7503 - MONOLITHIC MANCHESTER ENCODER/DECODER (ETC)

Other Datasheets by Data Delay Devices

3D7408 - MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
3D7418 - MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
3D7424 - MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE
3D7428 - MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
3D7005 - All Silicon Delay Line
3D7010 - MONOLITHIC 10-TAP FIXED DELAY LINE
3D7010G - MONOLITHIC 10-TAP FIXED DELAY LINE
3D7010S - MONOLITHIC 10-TAP FIXED DELAY LINE

Full PDF Text Transcription

Click to expand full text

3D7444 MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE (SERIES 3D7444) FEATURES • • • • • • • • • • • Four indep’t programmable lines on a single chip All-silicon CMOS technology Low quiescent current (1mA typical) Leading- and trailing-edge accuracy Vapor phase, IR and wave solderable Auto-insertable (DIP pkg.) Increment range: 1.5ns through 25ns Delay tolerance: 1ns or 2% (See Table 1) Temperature stability: ±2% typical (0C-70C) Vdd stability: ±1% typical Minimum input pulse width: 10% of total delay I1 SC I2 I3 I4 SI GND 1 2 3 4 5 6 7 PACKAGES 14 13 12 11 10 9 8 VDD AL O1 SO O2 O3 O4 I1 SC I2 I3 I4 SI GND 1 2 3 4 5 6 7 14 13 12 11 10 9 8 VDD AL O1 SO O2 O3 O4 DIP-14 3D7444-xx SOIC-14 3D7444D-xx For mechanical dimensions, click here. For package marking details, click here.

Published: Jul 2, 2007 |